

## EXHIBIT 025

**U.S. Patent No. 8,086,800 (Radulescu and Goossens)**


“Integrated circuit and method for buffering to optimize burst length in networks on chips”

'800 Patent Claim	Samsung Exynos 1280 System on Chip <sup>1</sup>
10. A method for buffering data in an integrated circuit having a plurality of processing modules being connected with an interconnect through interface units, wherein a first processing module communicates to a second processing module using transactions, the method comprising the acts of:	Without conceding that the preamble of claim 10 of the '800 Patent is limiting, Samsung Electronics Co., Ltd.'s (hereinafter, “Samsung”) Exynos 1280 system on chip (hereinafter, the “Exynos SoC”) is an integrated circuit and performs a method for buffering data in an integrated circuit having a plurality of processing modules being connected with an interconnect through interface units, wherein a first processing module communicates to a second processing module using transactions), either literally or under the doctrine of equivalents.

<sup>1</sup> The Exynos SoC is charted as a representative product made used, sold, offered for sale, and/or imported by or on behalf of Samsung. The citations to evidence contained herein are illustrative and should not be understood to be limiting. The right is expressly reserved to rely upon additional or different evidence, or to rely on additional citations to the evidence cited already cited herein.

**U.S. Patent No. 8,086,800 (Radulescu and Goossens)**

“Integrated circuit and method for buffering to optimize burst length in networks on chips”

'800 Patent Claim	Samsung Exynos 1280 System on Chip <sup>1</sup>
	<div data-bbox="533 261 791 310"><b>SAMSUNG</b></div> <div data-bbox="533 388 739 420"><b>Product brief</b></div> <div data-bbox="533 428 957 466">Create infinite possibilities</div> <div data-bbox="533 526 1117 634"><b>Exynos 1280</b></div> <div data-bbox="533 768 676 802"><b>Highlights</b></div> <div data-bbox="533 823 1197 914"> <p>A mobile processor ready for 5G and AI</p> <p>Advanced ISP and MFC for rich multimedia experience</p> <p>Powerful octa-core CPU and GPU</p> </div> <div data-bbox="516 1027 911 1390">  </div> <div data-bbox="989 1031 1136 1063"><b>5G for all</b></div> <div data-bbox="989 1076 1871 1218"> <p>Exynos1280 is a mobile processor based on a 64-bit RISC processor. It contains a 5G modem, which is compliant with two types of 5G network (Sub-6GHz and mmWave), as well as all legacy networks. It is built using an advanced 5nm EUV process for high power efficiency.</p> </div> <div data-bbox="989 1308 1413 1347"><b>All-in-one processor for 5G</b></div> <div data-bbox="989 1354 1820 1386"> <p>The Exynos 1280 embedded modem supports both sub-6GHz (Frequency Range</p> </div>



**U.S. Patent No. 8,086,800 (Radulescu and Goossens)**

“Integrated circuit and method for buffering to optimize burst length in networks on chips”

'800 Patent Claim	Samsung Exynos 1280 System on Chip <sup>1</sup>																										
	<p data-bbox="499 250 1486 282"><a href="https://semiconductor.samsung.com/resources/brochure/Exynos1280.pdf">https://semiconductor.samsung.com/resources/brochure/Exynos1280.pdf</a></p> <p data-bbox="499 402 1864 477">The Exynos SoC comprises a plurality of processing modules, for example Arm Cortex-A78 core, Cortex-A55 core, Arm Mali-G68 GPU, and AI Engine with NPU:</p> <h2 data-bbox="512 516 873 574">Specifications</h2> <table data-bbox="512 634 1879 1239"> <thead> <tr> <th></th><th>Exynos 1280</th></tr> </thead> <tbody> <tr> <td>CPU</td><td>Cortex<sup>®</sup>-A78 x 2 + Cortex<sup>®</sup>-A55 x 6</td></tr> <tr> <td>GPU</td><td>Mali<sup>™</sup>-G68</td></tr> <tr> <td>AI</td><td>AI Engine with NPU</td></tr> <tr> <td>Modem</td><td>5G NR Sub-6GHz 2.55Gbps (DL) / 1.28Gbps (UL) 5G NR mmWave 1.84Gbps (DL) / 0.92Gbps (UL) LTE Cat.18 6CC 1.2Gbps (DL) / Cat.18 2CC 200Mbps (UL)</td></tr> <tr> <td>Connectivity</td><td>WiFi 802.11ac MIMO with Dual-band (2.4/5G), Bluetooth<sup>®</sup> 5.2, FM Radio Rx</td></tr> <tr> <td>GNSS</td><td>Quad-constellation multi-signal for L1 and L5 GNSS</td></tr> <tr> <td>Camera</td><td>Up to 108MP in single camera mode, Single-camera 32MP @30fps</td></tr> <tr> <td>Video</td><td>4K 30fps encoding and decoding</td></tr> <tr> <td>Display</td><td>Full HD+@120Hz</td></tr> <tr> <td>Memory</td><td>LPDDR4x</td></tr> <tr> <td>Storage</td><td>UFS v2.2</td></tr> <tr> <td>Process</td><td>5nm</td></tr> </tbody> </table> <p data-bbox="499 1263 1486 1295"><a href="https://semiconductor.samsung.com/resources/brochure/Exynos1280.pdf">https://semiconductor.samsung.com/resources/brochure/Exynos1280.pdf</a></p>		Exynos 1280	CPU	Cortex <sup>®</sup> -A78 x 2 + Cortex <sup>®</sup> -A55 x 6	GPU	Mali <sup>™</sup> -G68	AI	AI Engine with NPU	Modem	5G NR Sub-6GHz 2.55Gbps (DL) / 1.28Gbps (UL) 5G NR mmWave 1.84Gbps (DL) / 0.92Gbps (UL) LTE Cat.18 6CC 1.2Gbps (DL) / Cat.18 2CC 200Mbps (UL)	Connectivity	WiFi 802.11ac MIMO with Dual-band (2.4/5G), Bluetooth <sup>®</sup> 5.2, FM Radio Rx	GNSS	Quad-constellation multi-signal for L1 and L5 GNSS	Camera	Up to 108MP in single camera mode, Single-camera 32MP @30fps	Video	4K 30fps encoding and decoding	Display	Full HD+@120Hz	Memory	LPDDR4x	Storage	UFS v2.2	Process	5nm
	Exynos 1280																										
CPU	Cortex <sup>®</sup> -A78 x 2 + Cortex <sup>®</sup> -A55 x 6																										
GPU	Mali <sup>™</sup> -G68																										
AI	AI Engine with NPU																										
Modem	5G NR Sub-6GHz 2.55Gbps (DL) / 1.28Gbps (UL) 5G NR mmWave 1.84Gbps (DL) / 0.92Gbps (UL) LTE Cat.18 6CC 1.2Gbps (DL) / Cat.18 2CC 200Mbps (UL)																										
Connectivity	WiFi 802.11ac MIMO with Dual-band (2.4/5G), Bluetooth <sup>®</sup> 5.2, FM Radio Rx																										
GNSS	Quad-constellation multi-signal for L1 and L5 GNSS																										
Camera	Up to 108MP in single camera mode, Single-camera 32MP @30fps																										
Video	4K 30fps encoding and decoding																										
Display	Full HD+@120Hz																										
Memory	LPDDR4x																										
Storage	UFS v2.2																										
Process	5nm																										

**U.S. Patent No. 8,086,800 (Radulescu and Goossens)**

“Integrated circuit and method for buffering to optimize burst length in networks on chips”

'800 Patent Claim	Samsung Exynos 1280 System on Chip <sup>1</sup>
	<p>The Exynos SoC utilizes Arteris network on chip interconnect technology, and/or a derivative thereof, (collectively, the “Arteris NoC”) as an interconnect to connect the plurality of processing modules through interface units:</p> <div data-bbox="506 407 1249 1323">   <p>Samsung uses Arteris FlexNoC IP in its <b>Samsung Exynos</b> mobile phone applications processors, digital baseband <b>modems</b>, <b>4K SUHD TVs</b> and <b>Artik IoT</b> modules.</p> <p><b>LEARN MORE »</b></p> </div> <p><a href="https://web.archive.org/web/20210514110614/https://www.arteris.com/customers">https://web.archive.org/web/20210514110614/https://www.arteris.com/customers</a></p>


**U.S. Patent No. 8,086,800 (Radulescu and Goossens)**

“Integrated circuit and method for buffering to optimize burst length in networks on chips”

'800 Patent Claim	Samsung Exynos 1280 System on Chip <sup>1</sup>
	<p data-bbox="590 250 1577 418">Arteris IP FlexNoC® Interconnect Licensed by Samsung's System LSI Business for Digital TV Chips</p> <p data-bbox="888 456 1278 488">by <b>Kurt Shuler</b>, on April 23, 2019</p> <p data-bbox="543 537 1598 662">CAMPBELL, Calif. –April 23, 2019– Arteris IP, the world's leading supplier of innovative, silicon-proven <b>network-on-chip (NoC) interconnect</b> semiconductor intellectual property, today announced that Samsung's System LSI Business has renewed multiple <b>Arteris IP FlexNoC Interconnect</b> licenses for use in multiple high-performance digital TV (DTV) processing chips utilizing Samsung's latest semiconductor technology process nodes.</p> <p data-bbox="548 699 1535 873"> <b>“</b>Over many years, FlexNoC interconnect IP has helped us accelerate implementation of our digital TV chip designs on our latest semiconductor process nodes. This core interconnect technology is required to develop complex and highly optimized chips in a predictable, low-risk fashion.” </p> <p data-bbox="1304 971 1572 1019"><b>SAMSUNG</b></p> <p data-bbox="1224 1081 1572 1101"><i>Jaeyoul Lee, Vice President, Samsung Electronics</i></p> <p data-bbox="543 1159 1619 1219">Samsung first licensed FlexNoC interconnect IP in 2010. Since then, Samsung has used Arteris interconnect IP to enable complex SoC architectures in chips like the <b>Exynos mobile processors</b> and <b>other electronic systems</b>.</p> <p data-bbox="501 1252 1577 1284"><a href="https://www.arteris.com/press-releases/samsung-lsi-dtv-arteris-ip-flexnoc">https://www.arteris.com/press-releases/samsung-lsi-dtv-arteris-ip-flexnoc</a></p>

**U.S. Patent No. 8,086,800 (Radulescu and Goossens)**

“Integrated circuit and method for buffering to optimize burst length in networks on chips”

'800 Patent Claim	Samsung Exynos 1280 System on Chip <sup>1</sup>
	<p style="text-align: center;">Arteris Interconnect IP Solution Selected by Samsung for Mobile SoC Deployment</p> <p style="text-align: center;">by <b>Kurt Shuler</b>, on November 02, 2010</p> <p>Network-on-Chip (NoC) interconnect technology leader enables higher performance and more cost effective designs for mobile phone systems-on-chip (SoCs)</p> <p>SUNNYVALE, California — November 2, 2010 — Arteris, Inc., a leading supplier of on-chip interconnect IP solutions, today announced that Samsung Electronics Co., Ltd., has selected Arteris' interconnect solutions for multiple chips within Samsung's mobile SOC products. Samsung chose Arteris interconnect IP to support the high speed inter-chip communication requirements in next generation mobile SOC products.</p> <p><b>“</b><i>The Arteris interconnect IP offers us a convenient solution to handle the high speed communication needed between our SoC and external modem IC. Our customers will benefit from the lower BOM cost and power consumption as a result of this IP. We look forward to Arteris' interconnect IP helping us shorten development schedules and lower risks associated with compatibility.</i></p> <div style="text-align: right;">  </div> <p style="text-align: right;"><small>Thomas Kim, Vice President, SoC Platform Development, System LSI, <b>Samsung Electronics</b></small></p> <p><a href="https://www.arteris.com/press-releases/pr_2010_nov_02?hsLang=en-us">https://www.arteris.com/press-releases/pr_2010_nov_02?hsLang=en-us</a></p> <p>A large SoC, such as the Exynos SoC may include multiple classes of Arteris NoC interconnect:</p>

**U.S. Patent No. 8,086,800 (Radulescu and Goossens)**

“Integrated circuit and method for buffering to optimize burst length in networks on chips”

'800 Patent Claim	Samsung Exynos 1280 System on Chip <sup>1</sup>
	<div data-bbox="525 292 1575 357"> <h2>Logical Interconnect Topology Development</h2> </div> <div data-bbox="525 365 1407 397"> <p>FLEXNOC &amp; NCORE INTERCONNECT IPS DEFINE ARCHITECTURES</p> </div> <div data-bbox="525 406 1092 828"> <p>Legend:  V voltage  P power  A async  Q QoS  F firewall</p> </div> <div data-bbox="1155 438 1491 763"> </div> <div data-bbox="1491 373 1869 844"> </div> <div data-bbox="525 844 1743 958"> <ul style="list-style-type: none"> <li>• ArChip16 Example: Large SoCs have multiple classes of interconnect <ul style="list-style-type: none"> <li>– Non-coherent, Coherent, Control/Status, Observability, etc.</li> </ul> </li> <li>• Ncore &amp; FlexNoC interconnects are managed separately from IP blocks, increasing design flexibility</li> </ul> </div> <div data-bbox="493 974 1879 1039"> <div> <b>ARTERIS IP</b> </div> <div> ISPD 2018, 28 March 2018 </div> <div> Copyright © 2018 Arteris IP   9 </div> </div> <div data-bbox="487 1076 1890 1149" data-label="Text"> <p>See Physical Interconnect Aware Network Optimizer, <a href="http://www.ispd.cc/slides/2018/s7_2.pdf">http://www.ispd.cc/slides/2018/s7_2.pdf</a>, at slide 9.</p> </div> <div data-bbox="487 1193 1890 1312" data-label="Text"> <p>The Arteris NoC is an interconnect connects the plurality of processing modules in the Exynos SoC through interface units, wherein a first processing module communicates to a second processing module using transactions.</p> </div>



**U.S. Patent No. 8,086,800 (Radulescu and Goossens)**

“Integrated circuit and method for buffering to optimize burst length in networks on chips”

'800 Patent Claim	Samsung Exynos 1280 System on Chip <sup>1</sup>
	<p>For example, the Arteris NoC uses Network Interface Units (NIUs), which “translate[] between third-party [OCP, AMBA AHB, APB, and AXI protocols] and NTTP protocols” and in the Arteris NoC, “[m]ost transactions require the following two-step transfers,” including “[a] master send[ing] request packets” and “the slave return[ing] response packets”:</p> <p><b>11.3.1.1 Transaction Layer</b></p> <p>The transaction layer is compatible with bus-based transaction protocols used for on-chip communications. It is implemented in NIUs, which are at the boundary of the NoC, and translates between third-party and NTTP protocols. Most transactions require the following two-step transfers:</p> <ul style="list-style-type: none"> <li>• A master sends request packets.</li> <li>• Then, the slave returns response packets.</li> </ul> <p>As shown in Figure 11.1, requests from an initiator are sent through the master NIU’s transmit port, Tx, to the NoC request network, where they are routed to the corresponding slave NIU. Slave NIUs, upon reception of request packets</p>


**U.S. Patent No. 8,086,800 (Radulescu and Goossens)**

“Integrated circuit and method for buffering to optimize burst length in networks on chips”

'800 Patent Claim	Samsung Exynos 1280 System on Chip <sup>1</sup>
	<p>on their receive ports, Rx, translate requests so that they comply with the protocol used by the target third-party IP node. When the target node responds, returning responses are again converted by the slave NIU into appropriate response packets, then delivered through the slave NIU's Tx port to the response network. The network then routes the response packets to the requesting master NIU, which forwards them to the initiator. At the transaction level, NIUs enable multiple protocols to coexist within the same NoC. From the point of view of the NTTP modules, different third-party protocols are just packets moving back and forth across the network.</p>

**U.S. Patent No. 8,086,800 (Radulescu and Goossens)**

“Integrated circuit and method for buffering to optimize burst length in networks on chips”

'800 Patent Claim	Samsung Exynos 1280 System on Chip <sup>1</sup>
	 <p><b>FIGURE 11.1</b> NTTP protocol layers mapped on NoC units and Media Independent NoC Interface—MINI.</p> <p>See Networks-On-Chips Theory and Practice, <a href="https://vdoc.pub/download/networks-on-chips-theory-and-practice-embedded-multi-core-systems-6f26qivv11f0">https://vdoc.pub/download/networks-on-chips-theory-and-practice-embedded-multi-core-systems-6f26qivv11f0</a>, at 311, 312-313.</p>
configuring the first processing module having a first memory as a master the provides requests;	<p>The Arteris NoC utilized by the Exynos SoC configures the first processing module having a first memory as a master the provides requests, either literally or under the doctrine of equivalents.</p> <p>For example, the Arteris NoC uses Network Interface Units (NIUs), which “translate[] between third-party [OCP, AMBA AHB, APB, and AXI protocols] and NTTP protocols” and in the Arteris NoC, “[m]ost transactions require the following two-step transfers,” including “[a] master send[ing] request packets” and “the slave return[ing] response packets”:</p>


**U.S. Patent No. 8,086,800 (Radulescu and Goossens)**

“Integrated circuit and method for buffering to optimize burst length in networks on chips”

'800 Patent Claim	Samsung Exynos 1280 System on Chip <sup>1</sup>
	<p data-bbox="562 269 1020 305"><b>11.3.1.1 Transaction Layer</b></p> <p data-bbox="562 326 1822 500">The transaction layer is compatible with bus-based transaction protocols used for on-chip communications. It is implemented in NIUs, which are at the boundary of the NoC, and translates between third-party and NTTP protocols. Most transactions require the following two-step transfers:</p> <ul data-bbox="632 548 1350 643" style="list-style-type: none"> <li data-bbox="632 548 1199 586">• A master sends request packets.</li> <li data-bbox="632 602 1350 643">• Then, the slave returns response packets.</li> </ul> <p data-bbox="562 691 1822 816">As shown in Figure 11.1, requests from an initiator are sent through the master NIU's transmit port, Tx, to the NoC request network, where they are routed to the corresponding slave NIU. Slave NIUs, upon reception of request packets</p> <p data-bbox="548 889 1843 1295">on their receive ports, Rx, translate requests so that they comply with the protocol used by the target third-party IP node. When the target node responds, returning responses are again converted by the slave NIU into appropriate response packets, then delivered through the slave NIU's Tx port to the response network. The network then routes the response packets to the requesting master NIU, which forwards them to the initiator. At the transaction level, NIUs enable multiple protocols to coexist within the same NoC. From the point of view of the NTTP modules, different third-party protocols are just packets moving back and forth across the network.</p>

**U.S. Patent No. 8,086,800 (Radulescu and Goossens)**

“Integrated circuit and method for buffering to optimize burst length in networks on chips”

'800 Patent Claim	Samsung Exynos 1280 System on Chip <sup>1</sup>
	 <p><b>FIGURE 11.1</b> NTTP protocol layers mapped on NoC units and Media Independent NoC Interface—MINI.</p> <p>See Networks-On-Chips Theory and Practice, <a href="https://vdoc.pub/download/networks-on-chips-theory-and-practice-embedded-multi-core-systems-6f26qivv11f0">https://vdoc.pub/download/networks-on-chips-theory-and-practice-embedded-multi-core-systems-6f26qivv11f0</a>, at 311, 312-313.</p> <p>The Initiator NIUs are “used to connect a master node to the NoC”:</p>

## U.S. Patent No. 8,086,800 (Radulescu and Goossens)

“Integrated circuit and method for buffering to optimize burst length in networks on chips”

'800 Patent Claim	Samsung Exynos 1280 System on Chip <sup>1</sup>
	<p data-bbox="520 261 1094 302"><b>11.3.2 Network Interface Units</b></p> <p data-bbox="520 334 1856 472">The Arteris Danube IP library includes NIUs for different third party protocols. Currently, three different protocols are supported: AHB (APB), OCP, and AXI. For each protocol, two different NIU units can be instantiated:</p> <ul data-bbox="594 513 1808 708" style="list-style-type: none"> <li>• <b>Initiator NIU</b>—third party protocol-to-NTTP, used to connect a master node to the NoC</li> <li>• <b>Target NIUs</b>—NTTP-to-third party protocol, used to connect a slave node to the NoC</li> </ul> <p data-bbox="499 735 1808 808">Networks-On-Chips Theory and Practice, <a href="https://vdoc.pub/download/networks-on-chips-theory-and-practice-embedded-multi-core-systems-6f26qivv11f0">https://vdoc.pub/download/networks-on-chips-theory-and-practice-embedded-multi-core-systems-6f26qivv11f0</a>, at 316-317.</p> <p data-bbox="499 854 1887 1008">As a further example, “Initiator NIU units...enable connection between an AMBA-AHB master IP and the NoC [and] translate[] AHB transactions AHB transactions into an equivalent NTTP packet sequence, and transports requests and responses to and from a target NIU, that is, slave IP” and has a “FIFO memory [...] inserted in the datapath for AHB write access”:</p>

## U.S. Patent No. 8,086,800 (Radulescu and Goossens)

“Integrated circuit and method for buffering to optimize burst length in networks on chips”

'800 Patent Claim	Samsung Exynos 1280 System on Chip <sup>1</sup>
	<p><b>11.3.2.1 Initiator NIU Units</b></p> <p>Initiator NIU units (the architecture of the AHB initiator is given in Figure 11.4) enable connection between an AMBA-AHB master IP and the NoC. It translates AHB transactions into an equivalent NTTP packet sequence, and transports requests and responses to and from a target NIU, that is, slave IP (slave can be any of the supported protocols). The AHB-to-NTTP unit instantiates a Translation Table for address decoding. This table receives 32-bit AHB addresses from the NIU and returns the packet header and necker information that is needed to access the NTTP address space: Slave address, Slave offset, Start offset, and the coherency size (see Figure 11.2). Whenever the AHB address does not fit the predefined decoding range, the table asserts an error signal that sets the error bit of the corresponding NTTP request packet, for further error handling by the NoC. The translation table is fully user-defined at design time: it must first be completed with its own hardware parameters, then passed to the NIU.</p> <p>A FIFO memory is inserted in the datapath for AHB write accesses. The FIFO memory absorbs data at the AHB initiator rate, so that NTTP packets can</p>



**U.S. Patent No. 8,086,800 (Radulescu and Goossens)**

“Integrated circuit and method for buffering to optimize burst length in networks on chips”

'800 Patent Claim	Samsung Exynos 1280 System on Chip <sup>1</sup>
	<p>burst at NoC rate as soon as a minimum amount of data has been received. The width of the FIFO and the AHB data bus is identical, and the FIFO depth is defined by the hardware parameter. This parameter indicates the amount of data required to generate a Store packet: each time the FIFO is full, a Request packet is sent on the Tx port. Of course, if the AHB access ends before the FIFO is full, the NTTP request packet is sent. Because AHB can only tolerate a single outstanding transaction, the AHB bus is frozen until the NTTP transaction has been completed. That is</p> <ul style="list-style-type: none"> <li>• During a read request, until the requested data arrives from the Rx port</li> <li>• During a nonbufferable write request, in which case only the last access is frozen and the acknowledge occurs when the last NTTP response packet has been received</li> <li>• When an internal FIFO is full</li> </ul>



## U.S. Patent No. 8,086,800 (Radulescu and Goossens)

"Integrated circuit and method for buffering to optimize burst length in networks on chips"

'800 Patent Claim	Samsung Exynos 1280 System on Chip <sup>1</sup>
	<p style="text-align: center;"><b>NIU Architecture</b></p> <p><b>FIGURE 11.4</b> Network interface unit: Initiator architecture.</p> <p>Networks-On-Chips Theory and Practice, <a href="https://vdoc.pub/download/networks-on-chips-theory-and-practice-embedded-multi-core-systems-6f26qivv11f0">https://vdoc.pub/download/networks-on-chips-theory-and-practice-embedded-multi-core-systems-6f26qivv11f0</a>, at 317-318.</p>
configuring the second processing module having a second memory as	The Arteris NoC utilized by the Exynos SoC configures the second processing module having a second memory as a slave the provides responses to the requests, either literally or under the doctrine of equivalents.

**U.S. Patent No. 8,086,800 (Radulescu and Goossens)**

“Integrated circuit and method for buffering to optimize burst length in networks on chips”

'800 Patent Claim	Samsung Exynos 1280 System on Chip <sup>1</sup>
a slave the provides responses to the requests;	<p>For example, the Arteris NoC uses Network Interface Units (NIUs), which “translate[] between third-party [OCP, AMBA AHB, APB, and AXI protocols] and NTTP protocols” and in the Arteris NoC, “[m]ost transactions require the following two-step transfers,” including “[a] master send[ing] request packets” and “the slave return[ing] response packets”:</p> <p><b>11.3.1.1 Transaction Layer</b></p> <p>The transaction layer is compatible with bus-based transaction protocols used for on-chip communications. It is implemented in NIUs, which are at the boundary of the NoC, and translates between third-party and NTTP protocols. Most transactions require the following two-step transfers:</p> <ul style="list-style-type: none"> <li>• A master sends request packets.</li> <li>• Then, the slave returns response packets.</li> </ul> <p>As shown in Figure 11.1, requests from an initiator are sent through the master NIU’s transmit port, Tx, to the NoC request network, where they are routed to the corresponding slave NIU. Slave NIUs, upon reception of request packets</p>


**U.S. Patent No. 8,086,800 (Radulescu and Goossens)**

“Integrated circuit and method for buffering to optimize burst length in networks on chips”

'800 Patent Claim	Samsung Exynos 1280 System on Chip <sup>1</sup>
	<p>on their receive ports, Rx, translate requests so that they comply with the protocol used by the target third-party IP node. When the target node responds, returning responses are again converted by the slave NIU into appropriate response packets, then delivered through the slave NIU's Tx port to the response network. The network then routes the response packets to the requesting master NIU, which forwards them to the initiator. At the transaction level, NIUs enable multiple protocols to coexist within the same NoC. From the point of view of the NTTP modules, different third-party protocols are just packets moving back and forth across the network.</p>

**U.S. Patent No. 8,086,800 (Radulescu and Goossens)**

“Integrated circuit and method for buffering to optimize burst length in networks on chips”

'800 Patent Claim	Samsung Exynos 1280 System on Chip <sup>1</sup>
	 <p><b>FIGURE 11.1</b> NTTP protocol layers mapped on NoC units and Media Independent NoC Interface—MINI.</p> <p>See Networks-On-Chips Theory and Practice, <a href="https://vdoc.pub/download/networks-on-chips-theory-and-practice-embedded-multi-core-systems-6f26qivv11f0">https://vdoc.pub/download/networks-on-chips-theory-and-practice-embedded-multi-core-systems-6f26qivv11f0</a>, at 311, 312-313.</p> <p>The Target NIUs are “used to connect a slave node to the NoC”:</p>

## U.S. Patent No. 8,086,800 (Radulescu and Goossens)

“Integrated circuit and method for buffering to optimize burst length in networks on chips”

'800 Patent Claim	Samsung Exynos 1280 System on Chip <sup>1</sup>
	<p data-bbox="520 261 1094 302"><b>11.3.2 Network Interface Units</b></p> <p data-bbox="520 334 1856 472">The Arteris Danube IP library includes NIUs for different third party protocols. Currently, three different protocols are supported: AHB (APB), OCP, and AXI. For each protocol, two different NIU units can be instantiated:</p> <ul data-bbox="594 513 1808 708" style="list-style-type: none"> <li>• <b>Initiator NIU</b>—third party protocol-to-NTTP, used to connect a master node to the NoC</li> <li>• <b>Target NIUs</b>—NTTP-to-third party protocol, used to connect a slave node to the NoC</li> </ul> <p data-bbox="499 735 1808 808">Networks-On-Chips Theory and Practice, <a href="https://vdoc.pub/download/networks-on-chips-theory-and-practice-embedded-multi-core-systems-6f26qivv11f0">https://vdoc.pub/download/networks-on-chips-theory-and-practice-embedded-multi-core-systems-6f26qivv11f0</a>, at 316-317.</p> <p data-bbox="499 854 1850 967">As further example, “Target NIU units enable connection of a slave IP to the NoC by translating NTTP packet sequences into equivalent packet transactions, and transporting requests and responses to and from targets” and have a FIFO memory in the datapath:</p>


## U.S. Patent No. 8,086,800 (Radulescu and Goossens)

“Integrated circuit and method for buffering to optimize burst length in networks on chips”

'800 Patent Claim	Samsung Exynos 1280 System on Chip <sup>1</sup>
	<p><b>11.3.2.2 Target NIU Units</b></p> <p>Target NIU units enable connection of a slave IP to the NoC by translating NTTP packet sequences into equivalent packet transactions, and transporting requests and responses to and from targets (the architecture of the AHB Target NIU is given in Figure 11.5). For the AHB target NIU, the AHB address space is mapped from the NTTP address space using the slave offset, the start/stop offset, and the slave address fields, when applicable (from the header of the request packet, <a href="#">Figure 11.2</a>). The AHB address bus is always 32 bits wide, but the actual address space size may be downsized by setting a hardware parameter. Unused AHB address bits are then driven to zero. The NTTP request packet is then translated into one or more corresponding AHB accesses, depending on the transaction type (word aligned or nonaligned access). For example, if the request is an atomic Store, or a Load that can fit an AHB burst of specified length, then such a burst is generated. Otherwise, an AHB burst with unspecified length is generated.</p>

## U.S. Patent No. 8,086,800 (Radulescu and Goossens)

"Integrated circuit and method for buffering to optimize burst length in networks on chips"

'800 Patent Claim	Samsung Exynos 1280 System on Chip <sup>1</sup>
	<p style="text-align: center;"><b>Target NIU Architecture</b></p>  <p><b>FIGURE 11.5</b> Network interface unit: Target architecture.</p> <p>Networks-On-Chips Theory and Practice, <a href="https://vdoc.pub/download/networks-on-chips-theory-and-practice-embedded-multi-core-systems-6f26qivv11f0">https://vdoc.pub/download/networks-on-chips-theory-and-practice-embedded-multi-core-systems-6f26qivv11f0</a>, at 318-319.</p>
connecting the master to a master	The Arteris NoC utilized by the Exynos SoC connects the master to a master interface unit of the interface units, either literally or under the doctrine of equivalents.

**U.S. Patent No. 8,086,800 (Radulescu and Goossens)**

“Integrated circuit and method for buffering to optimize burst length in networks on chips”

'800 Patent Claim	Samsung Exynos 1280 System on Chip <sup>1</sup>
interface unit of the interface units;	<p>For example, the Arteris NoC uses Network Interface Units (NIUs), which “translate[] between third-party [OCP, AMBA AHB, APB, and AXI protocols] and NTTP protocols” and in the Arteris NoC, the NIUs “are at the boundary of the NoC” and there is a NIU connected to each of the master and slave nodes:</p> <p><b>11.3.1.1 Transaction Layer</b></p> <p>The transaction layer is compatible with bus-based transaction protocols used for on-chip communications. It is implemented in NIUs, which are at the boundary of the NoC, and translates between third-party and NTTP protocols. Most transactions require the following two-step transfers:</p> <ul style="list-style-type: none"> <li>• A master sends request packets.</li> <li>• Then, the slave returns response packets.</li> </ul> <p>As shown in Figure 11.1, requests from an initiator are sent through the master NIU’s transmit port, Tx, to the NoC request network, where they are routed to the corresponding slave NIU. Slave NIUs, upon reception of request packets</p>




**U.S. Patent No. 8,086,800 (Radulescu and Goossens)**

“Integrated circuit and method for buffering to optimize burst length in networks on chips”

'800 Patent Claim	Samsung Exynos 1280 System on Chip <sup>1</sup>
	<p>on their receive ports, Rx, translate requests so that they comply with the protocol used by the target third-party IP node. When the target node responds, returning responses are again converted by the slave NIU into appropriate response packets, then delivered through the slave NIU's Tx port to the response network. The network then routes the response packets to the requesting master NIU, which forwards them to the initiator. At the transaction level, NIUs enable multiple protocols to coexist within the same NoC. From the point of view of the NTTP modules, different third-party protocols are just packets moving back and forth across the network.</p>

**U.S. Patent No. 8,086,800 (Radulescu and Goossens)**

“Integrated circuit and method for buffering to optimize burst length in networks on chips”

'800 Patent Claim	Samsung Exynos 1280 System on Chip <sup>1</sup>
	 <p><b>FIGURE 11.1</b> NTTP protocol layers mapped on NoC units and Media Independent NoC Interface—MINI.</p> <p>See Networks-On-Chips Theory and Practice, <a href="https://vdoc.pub/download/networks-on-chips-theory-and-practice-embedded-multi-core-systems-6f26qivv11f0">https://vdoc.pub/download/networks-on-chips-theory-and-practice-embedded-multi-core-systems-6f26qivv11f0</a>, at 311, 312-313.</p> <p>The Initiator NIUs are “used to connect a master node to the NoC”:</p>

## U.S. Patent No. 8,086,800 (Radulescu and Goossens)

“Integrated circuit and method for buffering to optimize burst length in networks on chips”

'800 Patent Claim	Samsung Exynos 1280 System on Chip <sup>1</sup>
	<p data-bbox="520 261 1094 302"><b>11.3.2 Network Interface Units</b></p> <p data-bbox="520 334 1856 472">The Arteris Danube IP library includes NIUs for different third party protocols. Currently, three different protocols are supported: AHB (APB), OCP, and AXI. For each protocol, two different NIU units can be instantiated:</p> <ul data-bbox="594 513 1808 708" style="list-style-type: none"> <li>• <b>Initiator NIU</b>—third party protocol-to-NTTP, used to connect a master node to the NoC</li> <li>• <b>Target NIUs</b>—NTTP-to-third party protocol, used to connect a slave node to the NoC</li> </ul> <p data-bbox="499 735 1803 808">Networks-On-Chips Theory and Practice, <a href="https://vdoc.pub/download/networks-on-chips-theory-and-practice-embedded-multi-core-systems-6f26qivv11f0">https://vdoc.pub/download/networks-on-chips-theory-and-practice-embedded-multi-core-systems-6f26qivv11f0</a>, at 316-317.</p> <p data-bbox="499 854 1877 927">As a further example, “Initiator NIU units...enable connection between an AMBA-AHB master IP and the NoC”:</p>

## U.S. Patent No. 8,086,800 (Radulescu and Goossens)

“Integrated circuit and method for buffering to optimize burst length in networks on chips”

'800 Patent Claim	Samsung Exynos 1280 System on Chip <sup>1</sup>
	<p><b>11.3.2.1 Initiator NIU Units</b></p> <p>Initiator NIU units (the architecture of the AHB initiator is given in Figure 11.4) enable connection between an AMBA-AHB master IP and the NoC. It translates AHB transactions into an equivalent NTTP packet sequence, and transports requests and responses to and from a target NIU, that is, slave IP (slave can be any of the supported protocols). The AHB-to-NTTP unit instantiates a Translation Table for address decoding. This table receives 32-bit AHB addresses from the NIU and returns the packet header and necker information that is needed to access the NTTP address space: Slave address, Slave offset, Start offset, and the coherency size (see Figure 11.2). Whenever the AHB address does not fit the predefined decoding range, the table asserts an error signal that sets the error bit of the corresponding NTTP request packet, for further error handling by the NoC. The translation table is fully user-defined at design time: it must first be completed with its own hardware parameters, then passed to the NIU.</p> <p>A FIFO memory is inserted in the datapath for AHB write accesses. The FIFO memory absorbs data at the AHB initiator rate, so that NTTP packets can</p>


**U.S. Patent No. 8,086,800 (Radulescu and Goossens)**

“Integrated circuit and method for buffering to optimize burst length in networks on chips”

'800 Patent Claim	Samsung Exynos 1280 System on Chip <sup>1</sup>
	<p data-bbox="520 256 1854 630">burst at NoC rate as soon as a minimum amount of data has been received. The width of the FIFO and the AHB data bus is identical, and the FIFO depth is defined by the hardware parameter. This parameter indicates the amount of data required to generate a Store packet: each time the FIFO is full, a Request packet is sent on the Tx port. Of course, if the AHB access ends before the FIFO is full, the NTTP request packet is sent. Because AHB can only tolerate a single outstanding transaction, the AHB bus is frozen until the NTTP transaction has been completed. That is</p> <ul data-bbox="598 678 1801 976" style="list-style-type: none"> <li>• During a read request, until the requested data arrives from the Rx port</li> <li>• During a nonbufferable write request, in which case only the last access is frozen and the acknowledge occurs when the last NTTP response packet has been received</li> <li>• When an internal FIFO is full</li> </ul>

## U.S. Patent No. 8,086,800 (Radulescu and Goossens)

"Integrated circuit and method for buffering to optimize burst length in networks on chips"

'800 Patent Claim	Samsung Exynos 1280 System on Chip <sup>1</sup>
	<p style="text-align: center;"><b>NIU Architecture</b></p>  <p><b>FIGURE 11.4</b> Network interface unit: Initiator architecture.</p> <p>Networks-On-Chips Theory and Practice, <a href="https://vdoc.pub/download/networks-on-chips-theory-and-practice-embedded-multi-core-systems-6f26qivv11f0">https://vdoc.pub/download/networks-on-chips-theory-and-practice-embedded-multi-core-systems-6f26qivv11f0</a>, at 317-318.</p>
connecting the master interface unit to the	The Arteris NoC utilized by the Exynos SoC connects the master interface unit to the interconnect so that the master interface unit is between the master and the interconnect, either literally or under the doctrine of equivalents.

**U.S. Patent No. 8,086,800 (Radulescu and Goossens)**

“Integrated circuit and method for buffering to optimize burst length in networks on chips”

'800 Patent Claim	Samsung Exynos 1280 System on Chip <sup>1</sup>
interconnect so that the master interface unit is between the master and the interconnect;	<p>For example, the Arteris NoC uses Network Interface Units (NIUs), which “translate[] between third-party [OCP, AMBA AHB, APB, and AXI protocols] and NTTP protocols” and in the Arteris NoC, the NIUs “are at the boundary of the NoC” and there is a NIU connected to each of the master and slave nodes, between the nodes and the network:</p> <p><b>11.3.1.1 Transaction Layer</b></p> <p>The transaction layer is compatible with bus-based transaction protocols used for on-chip communications. It is implemented in NIUs, which are at the boundary of the NoC, and translates between third-party and NTTP protocols. Most transactions require the following two-step transfers:</p> <ul style="list-style-type: none"> <li>• A master sends request packets.</li> <li>• Then, the slave returns response packets.</li> </ul> <p>As shown in Figure 11.1, requests from an initiator are sent through the master NIU’s transmit port, Tx, to the NoC request network, where they are routed to the corresponding slave NIU. Slave NIUs, upon reception of request packets</p>



**U.S. Patent No. 8,086,800 (Radulescu and Goossens)**


“Integrated circuit and method for buffering to optimize burst length in networks on chips”

'800 Patent Claim	Samsung Exynos 1280 System on Chip <sup>1</sup>
	<p>on their receive ports, Rx, translate requests so that they comply with the protocol used by the target third-party IP node. When the target node responds, returning responses are again converted by the slave NIU into appropriate response packets, then delivered through the slave NIU's Tx port to the response network. The network then routes the response packets to the requesting master NIU, which forwards them to the initiator. At the transaction level, NIUs enable multiple protocols to coexist within the same NoC. From the point of view of the NTTP modules, different third-party protocols are just packets moving back and forth across the network.</p>



**U.S. Patent No. 8,086,800 (Radulescu and Goossens)**

“Integrated circuit and method for buffering to optimize burst length in networks on chips”

'800 Patent Claim	Samsung Exynos 1280 System on Chip <sup>1</sup>
	 <p><b>FIGURE 11.1</b> NTTP protocol layers mapped on NoC units and Media Independent NoC Interface—MINI.</p> <p>See Networks-On-Chips Theory and Practice, <a href="https://vdoc.pub/download/networks-on-chips-theory-and-practice-embedded-multi-core-systems-6f26qivv11f0">https://vdoc.pub/download/networks-on-chips-theory-and-practice-embedded-multi-core-systems-6f26qivv11f0</a>, at 311, 312-313.</p> <p>The Initiator NIUs are “used to connect a master node to the NoC”:</p>

**U.S. Patent No. 8,086,800 (Radulescu and Goossens)**

“Integrated circuit and method for buffering to optimize burst length in networks on chips”

'800 Patent Claim	Samsung Exynos 1280 System on Chip <sup>1</sup>
	<p><b>11.3.2 Network Interface Units</b></p> <p>The Arteris Danube IP library includes NIUs for different third party protocols. Currently, three different protocols are supported: AHB (APB), OCP, and AXI. For each protocol, two different NIU units can be instantiated:</p> <ul style="list-style-type: none"> <li>• <b>Initiator NIU</b>—third party protocol-to-NTTP, used to connect a master node to the NoC</li> <li>• <b>Target NIUs</b>—NTTP-to-third party protocol, used to connect a slave node to the NoC</li> </ul> <p>Networks-On-Chips Theory and Practice, <a href="https://vdoc.pub/download/networks-on-chips-theory-and-practice-embedded-multi-core-systems-6f26qivv11f0">https://vdoc.pub/download/networks-on-chips-theory-and-practice-embedded-multi-core-systems-6f26qivv11f0</a>, at 316-317.</p> <p>As a further example, “Initiator NIU units...enable connection between an AMBA-AHB master IP and the NoC”:</p>

## U.S. Patent No. 8,086,800 (Radulescu and Goossens)

“Integrated circuit and method for buffering to optimize burst length in networks on chips”

'800 Patent Claim	Samsung Exynos 1280 System on Chip <sup>1</sup>
	<p><b>11.3.2.1 Initiator NIU Units</b></p> <p>Initiator NIU units (the architecture of the AHB initiator is given in Figure 11.4) enable connection between an AMBA-AHB master IP and the NoC. It translates AHB transactions into an equivalent NTTP packet sequence, and transports requests and responses to and from a target NIU, that is, slave IP (slave can be any of the supported protocols). The AHB-to-NTTP unit instantiates a Translation Table for address decoding. This table receives 32-bit AHB addresses from the NIU and returns the packet header and necker information that is needed to access the NTTP address space: Slave address, Slave offset, Start offset, and the coherency size (see Figure 11.2). Whenever the AHB address does not fit the predefined decoding range, the table asserts an error signal that sets the error bit of the corresponding NTTP request packet, for further error handling by the NoC. The translation table is fully user-defined at design time: it must first be completed with its own hardware parameters, then passed to the NIU.</p> <p>A FIFO memory is inserted in the datapath for AHB write accesses. The FIFO memory absorbs data at the AHB initiator rate, so that NTTP packets can</p>


**U.S. Patent No. 8,086,800 (Radulescu and Goossens)**

“Integrated circuit and method for buffering to optimize burst length in networks on chips”

'800 Patent Claim	Samsung Exynos 1280 System on Chip <sup>1</sup>
	<p data-bbox="520 256 1854 630">burst at NoC rate as soon as a minimum amount of data has been received. The width of the FIFO and the AHB data bus is identical, and the FIFO depth is defined by the hardware parameter. This parameter indicates the amount of data required to generate a Store packet: each time the FIFO is full, a Request packet is sent on the Tx port. Of course, if the AHB access ends before the FIFO is full, the NTTP request packet is sent. Because AHB can only tolerate a single outstanding transaction, the AHB bus is frozen until the NTTP transaction has been completed. That is</p> <ul data-bbox="598 678 1801 971" style="list-style-type: none"> <li>• During a read request, until the requested data arrives from the Rx port</li> <li>• During a nonbufferable write request, in which case only the last access is frozen and the acknowledge occurs when the last NTTP response packet has been received</li> <li>• When an internal FIFO is full</li> </ul>

## U.S. Patent No. 8,086,800 (Radulescu and Goossens)

"Integrated circuit and method for buffering to optimize burst length in networks on chips"

'800 Patent Claim	Samsung Exynos 1280 System on Chip <sup>1</sup>
	<p style="text-align: center;"><b>NIU Architecture</b></p>  <p><b>FIGURE 11.4</b> Network interface unit: Initiator architecture.</p> <p>Networks-On-Chips Theory and Practice, <a href="https://vdoc.pub/download/networks-on-chips-theory-and-practice-embedded-multi-core-systems-6f26qivv11f0">https://vdoc.pub/download/networks-on-chips-theory-and-practice-embedded-multi-core-systems-6f26qivv11f0</a>, at 317-318.</p>
connecting the slave to a slave	The Arteris NoC utilized by the Exynos SoC connecting the slave to a slave interface unit of the interface units, either literally or under the doctrine of equivalents.

**U.S. Patent No. 8,086,800 (Radulescu and Goossens)**

“Integrated circuit and method for buffering to optimize burst length in networks on chips”

'800 Patent Claim	Samsung Exynos 1280 System on Chip <sup>1</sup>
interface unit of the interface units;	<p>For example, the Arteris NoC uses Network Interface Units (NIUs), which “translate[] between third-party [OCP, AMBA AHB, APB, and AXI protocols] and NTTP protocols” and in the Arteris NoC, the NIUs “are at the boundary of the NoC” and there is a NIU connected to each of the master and slave nodes:</p> <p><b>11.3.1.1 Transaction Layer</b></p> <p>The transaction layer is compatible with bus-based transaction protocols used for on-chip communications. It is implemented in NIUs, which are at the boundary of the NoC, and translates between third-party and NTTP protocols. Most transactions require the following two-step transfers:</p> <ul style="list-style-type: none"> <li>• A master sends request packets.</li> <li>• Then, the slave returns response packets.</li> </ul> <p>As shown in Figure 11.1, requests from an initiator are sent through the master NIU’s transmit port, Tx, to the NoC request network, where they are routed to the corresponding slave NIU. Slave NIUs, upon reception of request packets</p>

**U.S. Patent No. 8,086,800 (Radulescu and Goossens)**


“Integrated circuit and method for buffering to optimize burst length in networks on chips”

'800 Patent Claim	Samsung Exynos 1280 System on Chip <sup>1</sup>
	<p>on their receive ports, Rx, translate requests so that they comply with the protocol used by the target third-party IP node. When the target node responds, returning responses are again converted by the slave NIU into appropriate response packets, then delivered through the slave NIU's Tx port to the response network. The network then routes the response packets to the requesting master NIU, which forwards them to the initiator. At the transaction level, NIUs enable multiple protocols to coexist within the same NoC. From the point of view of the NTTP modules, different third-party protocols are just packets moving back and forth across the network.</p>



**U.S. Patent No. 8,086,800 (Radulescu and Goossens)**

“Integrated circuit and method for buffering to optimize burst length in networks on chips”

'800 Patent Claim	Samsung Exynos 1280 System on Chip <sup>1</sup>
	 <p><b>FIGURE 11.1</b> NTTP protocol layers mapped on NoC units and Media Independent NoC Interface—MINI.</p> <p>See Networks-On-Chips Theory and Practice, <a href="https://vdoc.pub/download/networks-on-chips-theory-and-practice-embedded-multi-core-systems-6f26qivv11f0">https://vdoc.pub/download/networks-on-chips-theory-and-practice-embedded-multi-core-systems-6f26qivv11f0</a>, at 311, 312-313.</p> <p>The Target NIUs are “used to connect a slave node to the NoC”:</p>



**U.S. Patent No. 8,086,800 (Radulescu and Goossens)**

“Integrated circuit and method for buffering to optimize burst length in networks on chips”

'800 Patent Claim	Samsung Exynos 1280 System on Chip <sup>1</sup>
	<p data-bbox="520 261 1094 302"><b>11.3.2 Network Interface Units</b></p> <p data-bbox="520 334 1856 472">The Arteris Danube IP library includes NIUs for different third party protocols. Currently, three different protocols are supported: AHB (APB), OCP, and AXI. For each protocol, two different NIU units can be instantiated:</p> <ul data-bbox="594 513 1808 708" style="list-style-type: none"> <li>• <b>Initiator NIU</b>—third party protocol-to-NTTP, used to connect a master node to the NoC</li> <li>• <b>Target NIUs</b>—NTTP-to-third party protocol, used to connect a slave node to the NoC</li> </ul> <p data-bbox="499 735 1808 808">Networks-On-Chips Theory and Practice, <a href="https://vdoc.pub/download/networks-on-chips-theory-and-practice-embedded-multi-core-systems-6f26qivv11f0">https://vdoc.pub/download/networks-on-chips-theory-and-practice-embedded-multi-core-systems-6f26qivv11f0</a>, at 316-317.</p> <p data-bbox="499 894 1850 1008">As further example, “Target NIU units enable connection of a slave IP to the NoC by translating NTTP packet sequences into equivalent packet transactions, and transporting requests and responses to and from targets”:</p>


## U.S. Patent No. 8,086,800 (Radulescu and Goossens)

“Integrated circuit and method for buffering to optimize burst length in networks on chips”

'800 Patent Claim	Samsung Exynos 1280 System on Chip <sup>1</sup>
	<p><b>11.3.2.2 Target NIU Units</b></p> <p>Target NIU units enable connection of a slave IP to the NoC by translating NTTP packet sequences into equivalent packet transactions, and transporting requests and responses to and from targets (the architecture of the AHB Target NIU is given in Figure 11.5). For the AHB target NIU, the AHB address space is mapped from the NTTP address space using the slave offset, the start/stop offset, and the slave address fields, when applicable (from the header of the request packet, <a href="#">Figure 11.2</a>). The AHB address bus is always 32 bits wide, but the actual address space size may be downsized by setting a hardware parameter. Unused AHB address bits are then driven to zero. The NTTP request packet is then translated into one or more corresponding AHB accesses, depending on the transaction type (word aligned or nonaligned access). For example, if the request is an atomic Store, or a Load that can fit an AHB burst of specified length, then such a burst is generated. Otherwise, an AHB burst with unspecified length is generated.</p>

**U.S. Patent No. 8,086,800 (Radulescu and Goossens)**

“Integrated circuit and method for buffering to optimize burst length in networks on chips”



**U.S. Patent No. 8,086,800 (Radulescu and Goossens)**

“Integrated circuit and method for buffering to optimize burst length in networks on chips”

'800 Patent Claim	Samsung Exynos 1280 System on Chip <sup>1</sup>
connecting the slave interface unit to the interconnect so that the slave interface unit is between the slave and the interconnect;	<p>The Arteris NoC utilized by the Exynos SoC connects the slave interface unit to the interconnect so that the slave interface unit is between the slave and the interconnect, either literally or under the doctrine of equivalents.</p> <p>For example, the Arteris NoC uses Network Interface Units (NIUs), which “translate[] between third-party [OCP, AMBA AHB, APB, and AXI protocols] and NTTP protocols” and in the Arteris NoC, the NIUs “are at the boundary of the NoC” and there is a NIU connected to each of the master and slave nodes, between the nodes and the network:</p> <p><b>11.3.1.1 Transaction Layer</b></p> <p>The transaction layer is compatible with bus-based transaction protocols used for on-chip communications. It is implemented in NIUs, which are at the boundary of the NoC, and translates between third-party and NTTP protocols. Most transactions require the following two-step transfers:</p> <ul style="list-style-type: none"> <li>• A master sends request packets.</li> <li>• Then, the slave returns response packets.</li> </ul> <p>As shown in Figure 11.1, requests from an initiator are sent through the master NIU’s transmit port, Tx, to the NoC request network, where they are routed to the corresponding slave NIU. Slave NIUs, upon reception of request packets</p>


**U.S. Patent No. 8,086,800 (Radulescu and Goossens)**

“Integrated circuit and method for buffering to optimize burst length in networks on chips”

'800 Patent Claim	Samsung Exynos 1280 System on Chip <sup>1</sup>
	<p>on their receive ports, Rx, translate requests so that they comply with the protocol used by the target third-party IP node. When the target node responds, returning responses are again converted by the slave NIU into appropriate response packets, then delivered through the slave NIU's Tx port to the response network. The network then routes the response packets to the requesting master NIU, which forwards them to the initiator. At the transaction level, NIUs enable multiple protocols to coexist within the same NoC. From the point of view of the NTTP modules, different third-party protocols are just packets moving back and forth across the network.</p>

**U.S. Patent No. 8,086,800 (Radulescu and Goossens)**

“Integrated circuit and method for buffering to optimize burst length in networks on chips”

'800 Patent Claim	Samsung Exynos 1280 System on Chip <sup>1</sup>
	 <p><b>FIGURE 11.1</b> NTTP protocol layers mapped on NoC units and Media Independent NoC Interface—MINI.</p> <p>See Networks-On-Chips Theory and Practice, <a href="https://vdoc.pub/download/networks-on-chips-theory-and-practice-embedded-multi-core-systems-6f26qivv11f0">https://vdoc.pub/download/networks-on-chips-theory-and-practice-embedded-multi-core-systems-6f26qivv11f0</a>, at 311, 312-313.</p> <p>The Target NIUs are “used to connect a slave node to the NoC”:</p>

## U.S. Patent No. 8,086,800 (Radulescu and Goossens)

“Integrated circuit and method for buffering to optimize burst length in networks on chips”

'800 Patent Claim	Samsung Exynos 1280 System on Chip <sup>1</sup>
	<p data-bbox="520 261 1094 302"><b>11.3.2 Network Interface Units</b></p> <p data-bbox="520 334 1856 472">The Arteris Danube IP library includes NIUs for different third party protocols. Currently, three different protocols are supported: AHB (APB), OCP, and AXI. For each protocol, two different NIU units can be instantiated:</p> <ul data-bbox="594 513 1808 708" style="list-style-type: none"> <li>• <b>Initiator NIU</b>—third party protocol-to-NTTP, used to connect a master node to the NoC</li> <li>• <b>Target NIUs</b>—NTTP-to-third party protocol, used to connect a slave node to the NoC</li> </ul> <p data-bbox="499 735 1808 808">Networks-On-Chips Theory and Practice, <a href="https://vdoc.pub/download/networks-on-chips-theory-and-practice-embedded-multi-core-systems-6f26qivv11f0">https://vdoc.pub/download/networks-on-chips-theory-and-practice-embedded-multi-core-systems-6f26qivv11f0</a>, at 316-317.</p> <p data-bbox="499 854 1850 967">As further example, “Target NIU units enable connection of a slave IP to the NoC by translating NTTP packet sequences into equivalent packet transactions, and transporting requests and responses to and from targets”:</p>



## U.S. Patent No. 8,086,800 (Radulescu and Goossens)


“Integrated circuit and method for buffering to optimize burst length in networks on chips”

'800 Patent Claim	Samsung Exynos 1280 System on Chip <sup>1</sup>
	<p><b>11.3.2.2 Target NIU Units</b></p> <p>Target NIU units enable connection of a slave IP to the NoC by translating NTTP packet sequences into equivalent packet transactions, and transporting requests and responses to and from targets (the architecture of the AHB Target NIU is given in Figure 11.5). For the AHB target NIU, the AHB address space is mapped from the NTTP address space using the slave offset, the start/stop offset, and the slave address fields, when applicable (from the header of the request packet, Figure 11.2). The AHB address bus is always 32 bits wide, but the actual address space size may be downsized by setting a hardware parameter. Unused AHB address bits are then driven to zero. The NTTP request packet is then translated into one or more corresponding AHB accesses, depending on the transaction type (word aligned or nonaligned access). For example, if the request is an atomic Store, or a Load that can fit an AHB burst of specified length, then such a burst is generated. Otherwise, an AHB burst with unspecified length is generated.</p>



**U.S. Patent No. 8,086,800 (Radulescu and Goossens)**

“Integrated circuit and method for buffering to optimize burst length in networks on chips”



**U.S. Patent No. 8,086,800 (Radulescu and Goossens)**

“Integrated circuit and method for buffering to optimize burst length in networks on chips”

'800 Patent Claim	Samsung Exynos 1280 System on Chip <sup>1</sup>
determining by a master determination unit of the master interface unit a first optimal amount of data to be buffered by a master wrapper of the master interface unit;	<p>The Arteris NoC utilized by the Exynos SoC determines by a master determination unit of the master interface unit a first optimal amount of data to be buffered by a master wrapper of the master interface unit, either literally or under the doctrine of equivalents.</p> <p>For example, the Arteris NoC uses Network Interface Units (NIUs), which “translate[] between third-party [OCP, AMBA AHB, APB, and AXI protocols] and NTTP protocols” and in the Arteris NoC, the NIUs “are at the boundary of the NoC” and there is a NIU connected to each of the master and slave nodes, between the nodes and the network:</p> <p><b>11.3.1.1 Transaction Layer</b></p> <p>The transaction layer is compatible with bus-based transaction protocols used for on-chip communications. It is implemented in NIUs, which are at the boundary of the NoC, and translates between third-party and NTTP protocols. Most transactions require the following two-step transfers:</p> <ul style="list-style-type: none"> <li>• A master sends request packets.</li> <li>• Then, the slave returns response packets.</li> </ul> <p>As shown in Figure 11.1, requests from an initiator are sent through the master NIU’s transmit port, Tx, to the NoC request network, where they are routed to the corresponding slave NIU. Slave NIUs, upon reception of request packets</p>


**U.S. Patent No. 8,086,800 (Radulescu and Goossens)**

“Integrated circuit and method for buffering to optimize burst length in networks on chips”

'800 Patent Claim	Samsung Exynos 1280 System on Chip <sup>1</sup>
	<p>on their receive ports, Rx, translate requests so that they comply with the protocol used by the target third-party IP node. When the target node responds, returning responses are again converted by the slave NIU into appropriate response packets, then delivered through the slave NIU's Tx port to the response network. The network then routes the response packets to the requesting master NIU, which forwards them to the initiator. At the transaction level, NIUs enable multiple protocols to coexist within the same NoC. From the point of view of the NTTP modules, different third-party protocols are just packets moving back and forth across the network.</p>

**U.S. Patent No. 8,086,800 (Radulescu and Goossens)**

“Integrated circuit and method for buffering to optimize burst length in networks on chips”

'800 Patent Claim	Samsung Exynos 1280 System on Chip <sup>1</sup>
	 <p><b>FIGURE 11.1</b> NTTP protocol layers mapped on NoC units and Media Independent NoC Interface—MINI.</p> <p>See Networks-On-Chips Theory and Practice, <a href="https://vdoc.pub/download/networks-on-chips-theory-and-practice-embedded-multi-core-systems-6f26qivv11f0">https://vdoc.pub/download/networks-on-chips-theory-and-practice-embedded-multi-core-systems-6f26qivv11f0</a>, at 311, 312-313.</p> <p>The Initiator NIUs are “used to connect a master node to the NoC”:</p>


**U.S. Patent No. 8,086,800 (Radulescu and Goossens)**

“Integrated circuit and method for buffering to optimize burst length in networks on chips”

'800 Patent Claim	Samsung Exynos 1280 System on Chip <sup>1</sup>
	<p data-bbox="520 261 1094 302"><b>11.3.2 Network Interface Units</b></p> <p data-bbox="520 334 1856 472">The Arteris Danube IP library includes NIUs for different third party protocols. Currently, three different protocols are supported: AHB (APB), OCP, and AXI. For each protocol, two different NIU units can be instantiated:</p> <ul data-bbox="594 513 1808 708" style="list-style-type: none"> <li>• <b>Initiator NIU</b>—third party protocol-to-NTTP, used to connect a master node to the NoC</li> <li>• <b>Target NIUs</b>—NTTP-to-third party protocol, used to connect a slave node to the NoC</li> </ul> <p data-bbox="499 735 1808 808">Networks-On-Chips Theory and Practice, <a href="https://vdoc.pub/download/networks-on-chips-theory-and-practice-embedded-multi-core-systems-6f26qivv11f0">https://vdoc.pub/download/networks-on-chips-theory-and-practice-embedded-multi-core-systems-6f26qivv11f0</a>, at 316-317.</p> <p data-bbox="499 854 1835 967">In the Arteris NoC “Initiator NIU units...enable connection between an AMBA-AHB master IP and the NoC” and includes blocks such as “Data FIFO,” “Translation Table,” “Build Header &amp; Necker,” and “Packet Assembly”:</p>

## U.S. Patent No. 8,086,800 (Radulescu and Goossens)

“Integrated circuit and method for buffering to optimize burst length in networks on chips”



## U.S. Patent No. 8,086,800 (Radulescu and Goossens)

“Integrated circuit and method for buffering to optimize burst length in networks on chips”

'800 Patent Claim	Samsung Exynos 1280 System on Chip <sup>1</sup>
	<p data-bbox="506 250 1860 326">defined by the hardware parameter” which “indicates the amount of data required to generate a Store packet: each time the FIFO is full, a Request packet is sent on the Tx port”:</p> <p data-bbox="531 386 1024 423"><b>11.3.2.1 Initiator NIU Units</b></p> <p data-bbox="527 448 1812 1081">Initiator NIU units (the architecture of the AHB initiator is given in Figure 11.4) enable connection between an AMBA-AHB master IP and the NoC. It translates AHB transactions into an equivalent NTTP packet sequence, and transports requests and responses to and from a target NIU, that is, slave IP (slave can be any of the supported protocols). The AHB-to-NTTP unit instantiates a Translation Table for address decoding. This table receives 32-bit AHB addresses from the NIU and returns the packet header and necker information that is needed to access the NTTP address space: Slave address, Slave offset, Start offset, and the coherency size (see Figure 11.2). Whenever the AHB address does not fit the predefined decoding range, the table asserts an error signal that sets the error bit of the corresponding NTTP request packet, for further error handling by the NoC. The translation table is fully user-defined at design time: it must first be completed with its own hardware parameters, then passed to the NIU.</p> <p data-bbox="527 1089 1812 1170">A FIFO memory is inserted in the datapath for AHB write accesses. The FIFO memory absorbs data at the AHB initiator rate, so that NTTP packets can</p>



**U.S. Patent No. 8,086,800 (Radulescu and Goossens)**


“Integrated circuit and method for buffering to optimize burst length in networks on chips”

'800 Patent Claim	Samsung Exynos 1280 System on Chip <sup>1</sup>
	<p>burst at NoC rate as soon as a minimum amount of data has been received. The width of the FIFO and the AHB data bus is identical, and the FIFO depth is defined by the hardware parameter. This parameter indicates the amount of data required to generate a Store packet: each time the FIFO is full, a Request packet is sent on the Tx port. Of course, if the AHB access ends before the FIFO is full, the NTTP request packet is sent. Because AHB can only tolerate a single outstanding transaction, the AHB bus is frozen until the NTTP transaction has been completed. That is</p> <ul style="list-style-type: none"> <li>• During a read request, until the requested data arrives from the Rx port</li> <li>• During a nonbufferable write request, in which case only the last access is frozen and the acknowledge occurs when the last NTTP response packet has been received</li> <li>• When an internal FIFO is full</li> </ul>



## U.S. Patent No. 8,086,800 (Radulescu and Goossens)

"Integrated circuit and method for buffering to optimize burst length in networks on chips"

'800 Patent Claim	Samsung Exynos 1280 System on Chip <sup>1</sup>
	<p style="text-align: center;"><b>NIU Architecture</b></p>  <p><b>FIGURE 11.4</b> Network interface unit: Initiator architecture.</p> <p>Networks-On-Chips Theory and Practice, <a href="https://vdoc.pub/download/networks-on-chips-theory-and-practice-embedded-multi-core-systems-6f26qivv11f0">https://vdoc.pub/download/networks-on-chips-theory-and-practice-embedded-multi-core-systems-6f26qivv11f0</a>, at 317-318.</p>
determining by a slave determination unit	The Arteris NoC utilized by the Exynos SoC determines by a slave determination unit of the slave interface unit a second optimal amount of data to be buffered by a slave wrapper of the slave interface unit, either literally or under the doctrine of equivalents.

**U.S. Patent No. 8,086,800 (Radulescu and Goossens)**

“Integrated circuit and method for buffering to optimize burst length in networks on chips”

'800 Patent Claim	Samsung Exynos 1280 System on Chip <sup>1</sup>
of the slave interface unit a second optimal amount of data to be buffered by a slave wrapper of the slave interface unit;	<p>For example, the Arteris NoC uses Network Interface Units (NIUs), which “translate[] between third-party [OCP, AMBA AHB, APB, and AXI protocols] and NTTP protocols” and in the Arteris NoC, the NIUs “are at the boundary of the NoC” and there is a NIU connected to each of the master and slave nodes, between the nodes and the network:</p> <p><b>11.3.1.1 Transaction Layer</b></p> <p>The transaction layer is compatible with bus-based transaction protocols used for on-chip communications. It is implemented in NIUs, which are at the boundary of the NoC, and translates between third-party and NTTP protocols. Most transactions require the following two-step transfers:</p> <ul style="list-style-type: none"> <li>• A master sends request packets.</li> <li>• Then, the slave returns response packets.</li> </ul> <p>As shown in Figure 11.1, requests from an initiator are sent through the master NIU’s transmit port, Tx, to the NoC request network, where they are routed to the corresponding slave NIU. Slave NIUs, upon reception of request packets</p>


**U.S. Patent No. 8,086,800 (Radulescu and Goossens)**

“Integrated circuit and method for buffering to optimize burst length in networks on chips”

'800 Patent Claim	Samsung Exynos 1280 System on Chip <sup>1</sup>
	<p>on their receive ports, Rx, translate requests so that they comply with the protocol used by the target third-party IP node. When the target node responds, returning responses are again converted by the slave NIU into appropriate response packets, then delivered through the slave NIU's Tx port to the response network. The network then routes the response packets to the requesting master NIU, which forwards them to the initiator. At the transaction level, NIUs enable multiple protocols to coexist within the same NoC. From the point of view of the NTTP modules, different third-party protocols are just packets moving back and forth across the network.</p>

**U.S. Patent No. 8,086,800 (Radulescu and Goossens)**

“Integrated circuit and method for buffering to optimize burst length in networks on chips”

'800 Patent Claim	Samsung Exynos 1280 System on Chip <sup>1</sup>
	 <p><b>FIGURE 11.1</b> NTTP protocol layers mapped on NoC units and Media Independent NoC Interface—MINI.</p> <p>See Networks-On-Chips Theory and Practice, <a href="https://vdoc.pub/download/networks-on-chips-theory-and-practice-embedded-multi-core-systems-6f26qivv11f0">https://vdoc.pub/download/networks-on-chips-theory-and-practice-embedded-multi-core-systems-6f26qivv11f0</a>, at 311, 312-313.</p> <p>The Target NIUs are “used to connect a slave node to the NoC”:</p>

## U.S. Patent No. 8,086,800 (Radulescu and Goossens)

“Integrated circuit and method for buffering to optimize burst length in networks on chips”

'800 Patent Claim	Samsung Exynos 1280 System on Chip <sup>1</sup>
	<p data-bbox="520 261 1094 302"><b>11.3.2 Network Interface Units</b></p> <p data-bbox="520 334 1856 472">The Arteris Danube IP library includes NIUs for different third party protocols. Currently, three different protocols are supported: AHB (APB), OCP, and AXI. For each protocol, two different NIU units can be instantiated:</p> <ul data-bbox="594 513 1808 708" style="list-style-type: none"> <li>• <b>Initiator NIU</b>—third party protocol-to-NTTP, used to connect a master node to the NoC</li> <li>• <b>Target NIUs</b>—NTTP-to-third party protocol, used to connect a slave node to the NoC</li> </ul> <p data-bbox="499 735 1808 808">Networks-On-Chips Theory and Practice, <a href="https://vdoc.pub/download/networks-on-chips-theory-and-practice-embedded-multi-core-systems-6f26qivv11f0">https://vdoc.pub/download/networks-on-chips-theory-and-practice-embedded-multi-core-systems-6f26qivv11f0</a>, at 316-317.</p> <p data-bbox="499 854 1869 967">As further example, “Target NIU units enable connection of a slave IP to the NoC by translating NTTP packet sequences into equivalent packet transactions, and transporting requests and responses to and from targets” and includes blocks such as “Data FIFO ”and “Packet Assembly”:</p>


## U.S. Patent No. 8,086,800 (Radulescu and Goossens)

“Integrated circuit and method for buffering to optimize burst length in networks on chips”

'800 Patent Claim	Samsung Exynos 1280 System on Chip <sup>1</sup>
	<p><b>11.3.2.2 Target NIU Units</b></p> <p>Target NIU units enable connection of a slave IP to the NoC by translating NTTP packet sequences into equivalent packet transactions, and transporting requests and responses to and from targets (the architecture of the AHB Target NIU is given in Figure 11.5). For the AHB target NIU, the AHB address space is mapped from the NTTP address space using the slave offset, the start/stop offset, and the slave address fields, when applicable (from the header of the request packet, <a href="#">Figure 11.2</a>). The AHB address bus is always 32 bits wide, but the actual address space size may be downsized by setting a hardware parameter. Unused AHB address bits are then driven to zero. The NTTP request packet is then translated into one or more corresponding AHB accesses, depending on the transaction type (word aligned or nonaligned access). For example, if the request is an atomic Store, or a Load that can fit an AHB burst of specified length, then such a burst is generated. Otherwise, an AHB burst with unspecified length is generated.</p>

**U.S. Patent No. 8,086,800 (Radulescu and Goossens)**

“Integrated circuit and method for buffering to optimize burst length in networks on chips”

'800 Patent Claim	Samsung Exynos 1280 System on Chip <sup>1</sup>
	<p style="text-align: center;"><b>Target NIU Architecture</b></p>  <p>The diagram illustrates the Target NIU Architecture. It is divided into two main horizontal sections: the Request Path (top) and the Response Path (bottom). On the left, there is an Rx Port (input) and a Tx Port (output). The Request Path contains a SHIFTER and a CONTROL block. The Rx Port feeds into both. The SHIFTER outputs WR Data to a PIPE. The CONTROL block outputs ADDRESS + Ctrl to the same PIPE and HEADER INFO to a DATA FIFO. The Response Path contains a PACKET ASSEMBLY and a DATA FIFO. The DATA FIFO receives data from the PIPE and outputs to the PACKET ASSEMBLY. The PACKET ASSEMBLY outputs to a dashed box labeled PIPE Fw/Bw, which then feeds into the Tx Port. On the right, the AHB Master Interface connects to the system bus, with AHB Req (request) and AHB Resp (response) signals.</p> <p><b>FIGURE 11.5</b> Network interface unit: Target architecture.</p> <p>Networks-On-Chips Theory and Practice, <a href="https://vdoc.pub/download/networks-on-chips-theory-and-practice-embedded-multi-core-systems-6f26qivv11f0">https://vdoc.pub/download/networks-on-chips-theory-and-practice-embedded-multi-core-systems-6f26qivv11f0</a>, at 318-319.</p>



**U.S. Patent No. 8,086,800 (Radulescu and Goossens)**

“Integrated circuit and method for buffering to optimize burst length in networks on chips”

'800 Patent Claim	Samsung Exynos 1280 System on Chip <sup>1</sup>
	<p>In the Target NIUs of the Arteris NoC, similar to as described above for the Initiator NIUs, “[a] FIFO memory is inserted in the datapath for AHB ... accesses. The FIFO memory absorbs data at the AHB ... rate, so that NTTP packets can burst at NoC rate as soon as a minimum amount of data has been received.” “[T]he FIFO depth is defined by the hardware parameter” which “indicates the amount of data required to generate a ... packet: each time the FIFO is full, a ... packet is sent on the Tx port”:</p> <p>A FIFO memory is inserted in the datapath for AHB write accesses. The FIFO memory absorbs data at the AHB initiator rate, so that NTTP packets can burst at NoC rate as soon as a minimum amount of data has been received. The width of the FIFO and the AHB data bus is identical, and the FIFO depth is defined by the hardware parameter. This parameter indicates the amount of data required to generate a Store packet: each time the FIFO is full, a Request packet is sent on the Tx port. Of course, if the AHB access ends before the FIFO is full, the NTTP request packet is sent. Because AHB can only tolerate a single outstanding transaction, the AHB bus is frozen until the NTTP transaction has been completed. That is</p> <ul style="list-style-type: none"> <li>• During a read request, until the requested data arrives from the Rx port</li> <li>• During a nonbufferable write request, in which case only the last access is frozen and the acknowledge occurs when the last NTTP response packet has been received</li> <li>• When an internal FIFO is full</li> </ul>



**U.S. Patent No. 8,086,800 (Radulescu and Goossens)**

“Integrated circuit and method for buffering to optimize burst length in networks on chips”

'800 Patent Claim	Samsung Exynos 1280 System on Chip <sup>1</sup>
	Networks-On-Chips Theory and Practice, <a href="https://vdoc.pub/download/networks-on-chips-theory-and-practice-embedded-multi-core-systems-6f26qivv11f0">https://vdoc.pub/download/networks-on-chips-theory-and-practice-embedded-multi-core-systems-6f26qivv11f0</a> , at 317-318.
buffering by the slave wrapper of the slave interface unit data from the slave to be transferred over the interconnect until a first optimal amount of data is buffered;	<p>The Arteris NoC utilized by the Exynos SoC buffers by the slave wrapper of the slave interface unit data from the slave to be transferred over the interconnect until a first optimal amount of data is buffered, either literally or under the doctrine of equivalents.</p> <p>For example, the Arteris NoC uses Network Interface Units (NIUs), which “translate[] between third-party [OCP, AMBA AHB, APB, and AXI protocols] and NTTP protocols” and in the Arteris NoC, the NIUs “are at the boundary of the NoC” and there is a NIU connected to each of the master and slave nodes, between the nodes and the network:</p> <p><b>11.3.1.1 Transaction Layer</b></p> <p>The transaction layer is compatible with bus-based transaction protocols used for on-chip communications. It is implemented in NIUs, which are at the boundary of the NoC, and translates between third-party and NTTP protocols. Most transactions require the following two-step transfers:</p> <ul style="list-style-type: none"> <li>• A master sends request packets.</li> <li>• Then, the slave returns response packets.</li> </ul> <p>As shown in Figure 11.1, requests from an initiator are sent through the master NIU’s transmit port, Tx, to the NoC request network, where they are routed to the corresponding slave NIU. Slave NIUs, upon reception of request packets</p>


**U.S. Patent No. 8,086,800 (Radulescu and Goossens)**

“Integrated circuit and method for buffering to optimize burst length in networks on chips”

'800 Patent Claim	Samsung Exynos 1280 System on Chip <sup>1</sup>
	<p>on their receive ports, Rx, translate requests so that they comply with the protocol used by the target third-party IP node. When the target node responds, returning responses are again converted by the slave NIU into appropriate response packets, then delivered through the slave NIU's Tx port to the response network. The network then routes the response packets to the requesting master NIU, which forwards them to the initiator. At the transaction level, NIUs enable multiple protocols to coexist within the same NoC. From the point of view of the NTTP modules, different third-party protocols are just packets moving back and forth across the network.</p>

**U.S. Patent No. 8,086,800 (Radulescu and Goossens)**

“Integrated circuit and method for buffering to optimize burst length in networks on chips”

'800 Patent Claim	Samsung Exynos 1280 System on Chip <sup>1</sup>
	 <p><b>FIGURE 11.1</b> NTTP protocol layers mapped on NoC units and Media Independent NoC Interface—MINI.</p> <p>See Networks-On-Chips Theory and Practice, <a href="https://vdoc.pub/download/networks-on-chips-theory-and-practice-embedded-multi-core-systems-6f26qivv11f0">https://vdoc.pub/download/networks-on-chips-theory-and-practice-embedded-multi-core-systems-6f26qivv11f0</a>, at 311, 312-313.</p> <p>The Target NIUs are “used to connect a slave node to the NoC”:</p>

## U.S. Patent No. 8,086,800 (Radulescu and Goossens)

“Integrated circuit and method for buffering to optimize burst length in networks on chips”

'800 Patent Claim	Samsung Exynos 1280 System on Chip <sup>1</sup>
	<p data-bbox="520 261 1094 302"><b>11.3.2 Network Interface Units</b></p> <p data-bbox="520 334 1856 472">The Arteris Danube IP library includes NIUs for different third party protocols. Currently, three different protocols are supported: AHB (APB), OCP, and AXI. For each protocol, two different NIU units can be instantiated:</p> <ul data-bbox="594 513 1808 708" style="list-style-type: none"> <li>• <b>Initiator NIU</b>—third party protocol-to-NTTP, used to connect a master node to the NoC</li> <li>• <b>Target NIUs</b>—NTTP-to-third party protocol, used to connect a slave node to the NoC</li> </ul> <p data-bbox="499 735 1808 808">Networks-On-Chips Theory and Practice, <a href="https://vdoc.pub/download/networks-on-chips-theory-and-practice-embedded-multi-core-systems-6f26qivv11f0">https://vdoc.pub/download/networks-on-chips-theory-and-practice-embedded-multi-core-systems-6f26qivv11f0</a>, at 316-317.</p> <p data-bbox="499 854 1871 967">As further example, “Target NIU units enable connection of a slave IP to the NoC by translating NTTP packet sequences into equivalent packet transactions, and transporting requests and responses to and from targets” and includes blocks such as “Data FIFO ”and “Packet Assembly”:</p>


## U.S. Patent No. 8,086,800 (Radulescu and Goossens)

“Integrated circuit and method for buffering to optimize burst length in networks on chips”

'800 Patent Claim	Samsung Exynos 1280 System on Chip <sup>1</sup>
	<p><b>11.3.2.2 Target NIU Units</b></p> <p>Target NIU units enable connection of a slave IP to the NoC by translating NTTP packet sequences into equivalent packet transactions, and transporting requests and responses to and from targets (the architecture of the AHB Target NIU is given in Figure 11.5). For the AHB target NIU, the AHB address space is mapped from the NTTP address space using the slave offset, the start/stop offset, and the slave address fields, when applicable (from the header of the request packet, <a href="#">Figure 11.2</a>). The AHB address bus is always 32 bits wide, but the actual address space size may be downsized by setting a hardware parameter. Unused AHB address bits are then driven to zero. The NTTP request packet is then translated into one or more corresponding AHB accesses, depending on the transaction type (word aligned or nonaligned access). For example, if the request is an atomic Store, or a Load that can fit an AHB burst of specified length, then such a burst is generated. Otherwise, an AHB burst with unspecified length is generated.</p>

**U.S. Patent No. 8,086,800 (Radulescu and Goossens)**

“Integrated circuit and method for buffering to optimize burst length in networks on chips”

'800 Patent Claim	Samsung Exynos 1280 System on Chip <sup>1</sup>
	<p style="text-align: center;"><b>Target NIU Architecture</b></p>  <p>The diagram illustrates the Target NIU Architecture. It is divided into two main horizontal sections: the Request Path (top) and the Response Path (bottom). On the left, there is an Rx Port (input) and a Tx Port (output). The Request Path contains a SHIFTER and a CONTROL block. The Rx Port feeds into both. The SHIFTER outputs WR Data to a PIPE. The CONTROL block outputs ADDRESS + Ctrl to the same PIPE and HEADER INFO to a DATA FIFO. The Response Path contains a PACKET ASSEMBLY and a DATA FIFO. The DATA FIFO receives data from the PIPE and outputs to the PACKET ASSEMBLY. The PACKET ASSEMBLY outputs to a dashed box labeled PIPE Fw/Bw, which then feeds into the Tx Port. On the right, the AHB Master Interface connects to the system bus, with AHB Req (request) and AHB Resp (response) signals.</p> <p><b>FIGURE 11.5</b> Network interface unit: Target architecture.</p> <p>Networks-On-Chips Theory and Practice, <a href="https://vdoc.pub/download/networks-on-chips-theory-and-practice-embedded-multi-core-systems-6f26qivv11f0">https://vdoc.pub/download/networks-on-chips-theory-and-practice-embedded-multi-core-systems-6f26qivv11f0</a>, at 318-319.</p>



**U.S. Patent No. 8,086,800 (Radulescu and Goossens)**

“Integrated circuit and method for buffering to optimize burst length in networks on chips”

'800 Patent Claim	Samsung Exynos 1280 System on Chip <sup>1</sup>
	<p>In the Target NIUs of the Arteris NoC, similar to as described above for the Initiator NIUs, “[a] FIFO memory is inserted in the datapath for AHB ... accesses. The FIFO memory absorbs data at the AHB ... rate, so that NTTP packets can burst at NoC rate as soon as a minimum amount of data has been received.” “[T]he FIFO depth is defined by the hardware parameter” which “indicates the amount of data required to generate a ... packet: each time the FIFO is full, a ... packet is sent on the Tx port”:</p> <p>A FIFO memory is inserted in the datapath for AHB write accesses. The FIFO memory absorbs data at the AHB initiator rate, so that NTTP packets can burst at NoC rate as soon as a minimum amount of data has been received. The width of the FIFO and the AHB data bus is identical, and the FIFO depth is defined by the hardware parameter. This parameter indicates the amount of data required to generate a Store packet: each time the FIFO is full, a Request packet is sent on the Tx port. Of course, if the AHB access ends before the FIFO is full, the NTTP request packet is sent. Because AHB can only tolerate a single outstanding transaction, the AHB bus is frozen until the NTTP transaction has been completed. That is</p> <ul style="list-style-type: none"> <li>• During a read request, until the requested data arrives from the Rx port</li> <li>• During a nonbufferable write request, in which case only the last access is frozen and the acknowledge occurs when the last NTTP response packet has been received</li> <li>• When an internal FIFO is full</li> </ul>

**U.S. Patent No. 8,086,800 (Radulescu and Goossens)**

“Integrated circuit and method for buffering to optimize burst length in networks on chips”

'800 Patent Claim	Samsung Exynos 1280 System on Chip <sup>1</sup>
	<p>Networks-On-Chips Theory and Practice, <a href="https://vdoc.pub/download/networks-on-chips-theory-and-practice-embedded-multi-core-systems-6f26qivv11f0">https://vdoc.pub/download/networks-on-chips-theory-and-practice-embedded-multi-core-systems-6f26qivv11f0</a>, at 317-318.</p> <p>As a further illustration, the Arteris NoC uses “a mechanism called rated adaptation, which stalls packets just enough to remove wait states from the packets, preserving a low latency.” For other traffic, the “[b]est effort traffic can be left untouched[,]” “[l]atency sensitive traffic may have its urgency modulated as a function of the transaction[,]” “[s]oft real-time traffic may have its hurry level modulated as a function of the bandwidth it receives[,]” and “[o]n the real-time modem data port, the hurry is fixed at a critical level”:</p> <p>Those effects can be mended by the insertion of buffering. In the case of peak bandwidth reduction, a simple FIFO does the job: Busy states present at the output of the FIFO do not propagate back to the input until the FIFO is full. For a peak bandwidth increase, the situation is a bit more complex. In a FIFO, wait states present at the input are only absorbed when the FIFO is not empty. Arteris proposes a mechanism called rate adaptation, which stalls packets just enough to remove wait states from the packets, preserving a low latency.</p> <p>In this second step, the architecture is modified to introduce some buffering. In our example 760 bytes of memory have been distributed across the topology. Some have been put on existing links; some required the creation of new links.</p> <p>See Application driven network-on-chip architecture exploration &amp; refinement for a complex SoC, <a href="https://www.arteris.com/hs-fs/hub/48858/file-14363521-pdf/docs/springerappdrivennocarchitecture8.5x11.pdf">https://www.arteris.com/hs-fs/hub/48858/file-14363521-pdf/docs/springerappdrivennocarchitecture8.5x11.pdf</a>, at pg.16.</p>
transferring the buffered data from the slave wrapper to the master	<p>The Arteris NoC utilized by the Exynos SoC transfers the buffered data from the slave wrapper to the master wrapper when said first optimal amount of data has been buffered by the slave wrapper, either literally or under the doctrine of equivalents.</p>



**U.S. Patent No. 8,086,800 (Radulescu and Goossens)**

“Integrated circuit and method for buffering to optimize burst length in networks on chips”

'800 Patent Claim	Samsung Exynos 1280 System on Chip <sup>1</sup>
<p>wrapper when said first optimal amount of data has been buffered by the slave wrapper;</p>	<p>For example, the Arteris NoC uses Network Interface Units (NIUs), which “translate[] between third-party [OCP, AMBA AHB, APB, and AXI protocols] and NTTP protocols” and in the Arteris NoC, the NIUs “are at the boundary of the NoC” and there is a NIU connected to each of the master and slave nodes, between the nodes and the network:</p> <p><b>11.3.1.1 Transaction Layer</b></p> <p>The transaction layer is compatible with bus-based transaction protocols used for on-chip communications. It is implemented in NIUs, which are at the boundary of the NoC, and translates between third-party and NTTP protocols. Most transactions require the following two-step transfers:</p> <ul style="list-style-type: none"> <li>• A master sends request packets.</li> <li>• Then, the slave returns response packets.</li> </ul> <p>As shown in Figure 11.1, requests from an initiator are sent through the master NIU’s transmit port, Tx, to the NoC request network, where they are routed to the corresponding slave NIU. Slave NIUs, upon reception of request packets</p>


**U.S. Patent No. 8,086,800 (Radulescu and Goossens)**

“Integrated circuit and method for buffering to optimize burst length in networks on chips”

'800 Patent Claim	Samsung Exynos 1280 System on Chip <sup>1</sup>
	<p>on their receive ports, Rx, translate requests so that they comply with the protocol used by the target third-party IP node. When the target node responds, returning responses are again converted by the slave NIU into appropriate response packets, then delivered through the slave NIU's Tx port to the response network. The network then routes the response packets to the requesting master NIU, which forwards them to the initiator. At the transaction level, NIUs enable multiple protocols to coexist within the same NoC. From the point of view of the NTTP modules, different third-party protocols are just packets moving back and forth across the network.</p>

**U.S. Patent No. 8,086,800 (Radulescu and Goossens)**

“Integrated circuit and method for buffering to optimize burst length in networks on chips”

'800 Patent Claim	Samsung Exynos 1280 System on Chip <sup>1</sup>
	 <p><b>FIGURE 11.1</b> NTTP protocol layers mapped on NoC units and Media Independent NoC Interface—MINI.</p> <p>See Networks-On-Chips Theory and Practice, <a href="https://vdoc.pub/download/networks-on-chips-theory-and-practice-embedded-multi-core-systems-6f26qivv11f0">https://vdoc.pub/download/networks-on-chips-theory-and-practice-embedded-multi-core-systems-6f26qivv11f0</a>, at 311, 312-313.</p> <p>The Target NIUs are “used to connect a slave node to the NoC”:</p>

## U.S. Patent No. 8,086,800 (Radulescu and Goossens)

“Integrated circuit and method for buffering to optimize burst length in networks on chips”

'800 Patent Claim	Samsung Exynos 1280 System on Chip <sup>1</sup>
	<p data-bbox="520 261 1094 298"><b>11.3.2 Network Interface Units</b></p> <p data-bbox="520 334 1856 472">The Arteris Danube IP library includes NIUs for different third party protocols. Currently, three different protocols are supported: AHB (APB), OCP, and AXI. For each protocol, two different NIU units can be instantiated:</p> <ul data-bbox="594 508 1808 704" style="list-style-type: none"> <li>• <b>Initiator NIU</b>—third party protocol-to-NTTP, used to connect a master node to the NoC</li> <li>• <b>Target NIUs</b>—NTTP-to-third party protocol, used to connect a slave node to the NoC</li> </ul> <p data-bbox="499 735 1808 808">Networks-On-Chips Theory and Practice, <a href="https://vdoc.pub/download/networks-on-chips-theory-and-practice-embedded-multi-core-systems-6f26qivv11f0">https://vdoc.pub/download/networks-on-chips-theory-and-practice-embedded-multi-core-systems-6f26qivv11f0</a>, at 316-317.</p> <p data-bbox="499 854 1871 967">As further example, “Target NIU units enable connection of a slave IP to the NoC by translating NTTP packet sequences into equivalent packet transactions, and transporting requests and responses to and from targets” and includes blocks such as “Data FIFO ”and “Packet Assembly”:</p>


## U.S. Patent No. 8,086,800 (Radulescu and Goossens)

“Integrated circuit and method for buffering to optimize burst length in networks on chips”

'800 Patent Claim	Samsung Exynos 1280 System on Chip <sup>1</sup>
	<p><b>11.3.2.2 Target NIU Units</b></p> <p>Target NIU units enable connection of a slave IP to the NoC by translating NTTP packet sequences into equivalent packet transactions, and transporting requests and responses to and from targets (the architecture of the AHB Target NIU is given in Figure 11.5). For the AHB target NIU, the AHB address space is mapped from the NTTP address space using the slave offset, the start/stop offset, and the slave address fields, when applicable (from the header of the request packet, <a href="#">Figure 11.2</a>). The AHB address bus is always 32 bits wide, but the actual address space size may be downsized by setting a hardware parameter. Unused AHB address bits are then driven to zero. The NTTP request packet is then translated into one or more corresponding AHB accesses, depending on the transaction type (word aligned or nonaligned access). For example, if the request is an atomic Store, or a Load that can fit an AHB burst of specified length, then such a burst is generated. Otherwise, an AHB burst with unspecified length is generated.</p>

## U.S. Patent No. 8,086,800 (Radulescu and Goossens)

“Integrated circuit and method for buffering to optimize burst length in networks on chips”

'800 Patent Claim	Samsung Exynos 1280 System on Chip <sup>1</sup>
	<p style="text-align: center;"><b>Target NIU Architecture</b></p>  <p>The diagram illustrates the Target NIU Architecture. It is divided into two main horizontal sections: the Request Path (top) and the Response Path (bottom). On the left, there is an Rx Port (input) and a Tx Port (output). The Request Path contains a SHIFTER and a CONTROL block. The Rx Port feeds into both. The SHIFTER outputs WR Data to a PIPE. The CONTROL block outputs ADDRESS + Ctrl to the same PIPE and HEADER INFO to a DATA FIFO in the Response Path. The Response Path contains a PACKET ASSEMBLY, a DATA FIFO, and two dashed boxes labeled PIPE Fw/Bw. The DATA FIFO feeds into the PACKET ASSEMBLY, which then feeds into the Tx Port. The PACKET ASSEMBLY also feeds into the DATA FIFO. The DATA FIFO also feeds into the PIPE Fw/Bw block. On the right, the AHB Master Interface is shown, with AHB Req (output) and AHB Resp (input) signals.</p> <p><b>FIGURE 11.5</b> Network interface unit: Target architecture.</p> <p>Networks-On-Chips Theory and Practice, <a href="https://vdoc.pub/download/networks-on-chips-theory-and-practice-embedded-multi-core-systems-6f26qivv11f0">https://vdoc.pub/download/networks-on-chips-theory-and-practice-embedded-multi-core-systems-6f26qivv11f0</a>, at 318-319.</p>

**U.S. Patent No. 8,086,800 (Radulescu and Goossens)**

“Integrated circuit and method for buffering to optimize burst length in networks on chips”

'800 Patent Claim	Samsung Exynos 1280 System on Chip <sup>1</sup>
	<p>In the Target NIUs of the Arteris NoC, similar to as described above for the Initiator NIUs, “[a] FIFO memory is inserted in the datapath for AHB ... accesses. The FIFO memory absorbs data at the AHB ... rate, so that NTTP packets can burst at NoC rate as soon as a minimum amount of data has been received.” “[T]he FIFO depth is defined by the hardware parameter” which “indicates the amount of data required to generate a ... packet: each time the FIFO is full, a ... packet is sent on the Tx port”:</p> <p>A FIFO memory is inserted in the datapath for AHB write accesses. The FIFO memory absorbs data at the AHB initiator rate, so that NTTP packets can burst at NoC rate as soon as a minimum amount of data has been received. The width of the FIFO and the AHB data bus is identical, and the FIFO depth is defined by the hardware parameter. This parameter indicates the amount of data required to generate a Store packet: each time the FIFO is full, a Request packet is sent on the Tx port. Of course, if the AHB access ends before the FIFO is full, the NTTP request packet is sent. Because AHB can only tolerate a single outstanding transaction, the AHB bus is frozen until the NTTP transaction has been completed. That is</p> <ul style="list-style-type: none"> <li>• During a read request, until the requested data arrives from the Rx port</li> <li>• During a nonbufferable write request, in which case only the last access is frozen and the acknowledge occurs when the last NTTP response packet has been received</li> <li>• When an internal FIFO is full</li> </ul>



**U.S. Patent No. 8,086,800 (Radulescu and Goossens)**

“Integrated circuit and method for buffering to optimize burst length in networks on chips”

'800 Patent Claim	Samsung Exynos 1280 System on Chip <sup>1</sup>
	Networks-On-Chips Theory and Practice, <a href="https://vdoc.pub/download/networks-on-chips-theory-and-practice-embedded-multi-core-systems-6f26qivv11f0">https://vdoc.pub/download/networks-on-chips-theory-and-practice-embedded-multi-core-systems-6f26qivv11f0</a> , at 317-318.
buffering by the master wrapper of the master interface unit data from the master to be transferred over the interconnect until a second optimal amount of data is buffered by the master wrapper;	<p>The Arteris NoC utilized by the Exynos SoC buffers by the master wrapper of the master interface unit data from the master to be transferred over the interconnect until a second optimal amount of data is buffered by the master wrapper, either literally or under the doctrine of equivalents.</p> <p>For example, the Arteris NoC uses Network Interface Units (NIUs), which “translate[] between third-party [OCP, AMBA AHB, APB, and AXI protocols] and NTTP protocols” and in the Arteris NoC, the NIUs “are at the boundary of the NoC” and there is a NIU connected to each of the master and slave nodes, between the nodes and the network:</p> <p><b>11.3.1.1 Transaction Layer</b></p> <p>The transaction layer is compatible with bus-based transaction protocols used for on-chip communications. It is implemented in NIUs, which are at the boundary of the NoC, and translates between third-party and NTTP protocols. Most transactions require the following two-step transfers:</p> <ul style="list-style-type: none"> <li>• A master sends request packets.</li> <li>• Then, the slave returns response packets.</li> </ul> <p>As shown in Figure 11.1, requests from an initiator are sent through the master NIU’s transmit port, Tx, to the NoC request network, where they are routed to the corresponding slave NIU. Slave NIUs, upon reception of request packets</p>


**U.S. Patent No. 8,086,800 (Radulescu and Goossens)**

“Integrated circuit and method for buffering to optimize burst length in networks on chips”

'800 Patent Claim	Samsung Exynos 1280 System on Chip <sup>1</sup>
	<p>on their receive ports, Rx, translate requests so that they comply with the protocol used by the target third-party IP node. When the target node responds, returning responses are again converted by the slave NIU into appropriate response packets, then delivered through the slave NIU's Tx port to the response network. The network then routes the response packets to the requesting master NIU, which forwards them to the initiator. At the transaction level, NIUs enable multiple protocols to coexist within the same NoC. From the point of view of the NTTP modules, different third-party protocols are just packets moving back and forth across the network.</p>

**U.S. Patent No. 8,086,800 (Radulescu and Goossens)**

“Integrated circuit and method for buffering to optimize burst length in networks on chips”

'800 Patent Claim	Samsung Exynos 1280 System on Chip <sup>1</sup>
	 <p><b>FIGURE 11.1</b> NTTP protocol layers mapped on NoC units and Media Independent NoC Interface—MINI.</p> <p>See Networks-On-Chips Theory and Practice, <a href="https://vdoc.pub/download/networks-on-chips-theory-and-practice-embedded-multi-core-systems-6f26qivv11f0">https://vdoc.pub/download/networks-on-chips-theory-and-practice-embedded-multi-core-systems-6f26qivv11f0</a>, at 311, 312-313.</p> <p>The Initiator NIUs are “used to connect a master node to the NoC”:</p>


**U.S. Patent No. 8,086,800 (Radulescu and Goossens)**

“Integrated circuit and method for buffering to optimize burst length in networks on chips”

'800 Patent Claim	Samsung Exynos 1280 System on Chip <sup>1</sup>
	<p data-bbox="520 261 1094 302"><b>11.3.2 Network Interface Units</b></p> <p data-bbox="520 334 1856 472">The Arteris Danube IP library includes NIUs for different third party protocols. Currently, three different protocols are supported: AHB (APB), OCP, and AXI. For each protocol, two different NIU units can be instantiated:</p> <ul data-bbox="594 513 1808 708" style="list-style-type: none"> <li>• <b>Initiator NIU</b>—third party protocol-to-NTTP, used to connect a master node to the NoC</li> <li>• <b>Target NIUs</b>—NTTP-to-third party protocol, used to connect a slave node to the NoC</li> </ul> <p data-bbox="499 735 1808 808">Networks-On-Chips Theory and Practice, <a href="https://vdoc.pub/download/networks-on-chips-theory-and-practice-embedded-multi-core-systems-6f26qivv11f0">https://vdoc.pub/download/networks-on-chips-theory-and-practice-embedded-multi-core-systems-6f26qivv11f0</a>, at 316-317.</p> <p data-bbox="499 854 1835 967">In the Arteris NoC “Initiator NIU units...enable connection between an AMBA-AHB master IP and the NoC” and includes blocks such as “Data FIFO,” “Translation Table,” “Build Header &amp; Necker,” and “Packet Assembly”:</p>

## U.S. Patent No. 8,086,800 (Radulescu and Goossens)

"Integrated circuit and method for buffering to optimize burst length in networks on chips"



## U.S. Patent No. 8,086,800 (Radulescu and Goossens)

“Integrated circuit and method for buffering to optimize burst length in networks on chips”

'800 Patent Claim	Samsung Exynos 1280 System on Chip <sup>1</sup>
	<p data-bbox="506 250 1860 326">defined by the hardware parameter” which “indicates the amount of data required to generate a Store packet: each time the FIFO is full, a Request packet is sent on the Tx port”:</p> <p data-bbox="531 391 1024 427"><b>11.3.2.1 Initiator NIU Units</b></p> <p data-bbox="527 448 1812 1081">Initiator NIU units (the architecture of the AHB initiator is given in Figure 11.4) enable connection between an AMBA-AHB master IP and the NoC. It translates AHB transactions into an equivalent NTTP packet sequence, and transports requests and responses to and from a target NIU, that is, slave IP (slave can be any of the supported protocols). The AHB-to-NTTP unit instantiates a Translation Table for address decoding. This table receives 32-bit AHB addresses from the NIU and returns the packet header and necker information that is needed to access the NTTP address space: Slave address, Slave offset, Start offset, and the coherency size (see Figure 11.2). Whenever the AHB address does not fit the predefined decoding range, the table asserts an error signal that sets the error bit of the corresponding NTTP request packet, for further error handling by the NoC. The translation table is fully user-defined at design time: it must first be completed with its own hardware parameters, then passed to the NIU.</p> <p data-bbox="527 1089 1812 1172">A FIFO memory is inserted in the datapath for AHB write accesses. The FIFO memory absorbs data at the AHB initiator rate, so that NTTP packets can</p>

**U.S. Patent No. 8,086,800 (Radulescu and Goossens)**

“Integrated circuit and method for buffering to optimize burst length in networks on chips”

'800 Patent Claim	Samsung Exynos 1280 System on Chip <sup>1</sup>
	<p>burst at NoC rate as soon as a minimum amount of data has been received. The width of the FIFO and the AHB data bus is identical, and the FIFO depth is defined by the hardware parameter. This parameter indicates the amount of data required to generate a Store packet: each time the FIFO is full, a Request packet is sent on the Tx port. Of course, if the AHB access ends before the FIFO is full, the NTTP request packet is sent. Because AHB can only tolerate a single outstanding transaction, the AHB bus is frozen until the NTTP transaction has been completed. That is</p> <ul style="list-style-type: none"> <li>• During a read request, until the requested data arrives from the Rx port</li> <li>• During a nonbufferable write request, in which case only the last access is frozen and the acknowledge occurs when the last NTTP response packet has been received</li> <li>• When an internal FIFO is full</li> </ul>



U.S. Patent No. 8,086,800 (Radulescu and Goossens)

“Integrated circuit and method for buffering to optimize burst length in networks on chips”

'800 Patent Claim	Samsung Exynos 1280 System on Chip <sup>1</sup>
	<div><p style="text-align: center;"><b>NIU Architecture</b></p><p>The diagram illustrates the NIU Architecture, which is divided into two main sections: the Request Path and the Response Path. On the left, an 'AHB Slave Interface' is shown with an 'AHB Req' arrow pointing into the system and an 'AHB Resp' arrow pointing out. The Request Path starts with 'Data' entering a 'DATA FIFO', which then feeds into a 'Packet Assembly' block. A 'PIPE' block provides an 'Add' signal to a 'TRANSLATION TABLE' and a 'Ctrl' signal to a 'BUILD HEADER &amp; NECKER' block. The 'TRANSLATION TABLE' also feeds into the 'BUILD HEADER &amp; NECKER' block. The output of the 'BUILD HEADER &amp; NECKER' block goes to the 'Packet Assembly', which then feeds into another 'PIPE' block labeled 'bw/lw'. The final output is the 'Tx Port'. The Response Path starts with the 'Rx Port' on the right, which feeds into a 'WIDTH CONVERTER' (indicated by a dashed box). The output of the 'WIDTH CONVERTER' goes to a 'PIPE' block, which then feeds into a 'FLOW CONTROL' block. The 'FLOW CONTROL' block sends 'Information from request path' to a 'CONTROL' block. The 'CONTROL' block then sends a signal back to the 'FLOW CONTROL' block and also sends a signal to the 'TRANSLATION TABLE' in the Request Path.</p></div> <p><b>FIGURE 11.4</b> Network interface unit: Initiator architecture.</p> <p>Networks-On-Chips Theory and Practice, <a href="https://vdoc.pub/download/networks-on-chips-theory-and-practice-embedded-multi-core-systems-6f26qivv11f0">https://vdoc.pub/download/networks-on-chips-theory-and-practice-embedded-multi-core-systems-6f26qivv11f0</a>, at 317-318.</p> <p>As a further illustration, the Arteris NoC uses “a mechanism called rated adaptation, which stalls packets just enough to remove wait states from the packets, preserving a low latency.” For other traffic, the “[b]est effort traffic can be left untouched[,]” “[l]atency sensitive traffic may have its</p>

**U.S. Patent No. 8,086,800 (Radulescu and Goossens)**

“Integrated circuit and method for buffering to optimize burst length in networks on chips”

'800 Patent Claim	Samsung Exynos 1280 System on Chip <sup>1</sup>
	<p>urgency modulated as a function of the transaction[,]” “[s]oft real-time traffic may have its hurry level modulated as a function of the bandwidth it receives[,]” and “[o]n the real-time modem data port, the hurry is fixed at a critical level”:</p> <p>Those effects can be mended by the insertion of buffering. In the case of peak bandwidth reduction, a simple FIFO does the job: Busy states present at the output of the FIFO do not propagate back to the input until the FIFO is full. For a peak bandwidth increase, the situation is a bit more complex. In a FIFO, wait states present at the input are only absorbed when the FIFO is not empty. Arteris proposes a mechanism called rate adaptation, which stalls packets just enough to remove wait states from the packets, preserving a low latency.</p> <p>In this second step, the architecture is modified to introduce some buffering. In our example 760 bytes of memory have been distributed across the topology. Some have been put on existing links; some required the creation of new links.</p> <p>See Application driven network-on-chip architecture exploration &amp; refinement for a complex SoC, <a href="https://www.arteris.com/hs-fs/hub/48858/file-14363521-pdf/docs/springerappdrivennocarchitecture8.5x11.pdf">https://www.arteris.com/hs-fs/hub/48858/file-14363521-pdf/docs/springerappdrivennocarchitecture8.5x11.pdf</a>, at pg.16.</p>
transferring the buffered data from the master wrapper to the slave wrapper when said second optimal amount of data has been buffered by the master wrapper,	<p>The Arteris NoC utilized by the Exynos SoC transfers the buffered data from the master wrapper to the slave wrapper when said second optimal amount of data has been buffered by the master wrapper, either literally or under the doctrine of equivalents.</p> <p>For example, the Arteris NoC uses Network Interface Units (NIUs), which “translate[] between third-party [OCP, AMBA AHB, APB, and AXI protocols] and NTTP protocols” and in the Arteris NoC, the NIUs “are at the boundary of the NoC” and there is a NIU connected to each of the master and slave nodes, between the nodes and the network:</p>


**U.S. Patent No. 8,086,800 (Radulescu and Goossens)**

“Integrated circuit and method for buffering to optimize burst length in networks on chips”

'800 Patent Claim	Samsung Exynos 1280 System on Chip <sup>1</sup>
	<p data-bbox="562 267 1018 305"><b>11.3.1.1 Transaction Layer</b></p> <p data-bbox="562 324 1822 500">The transaction layer is compatible with bus-based transaction protocols used for on-chip communications. It is implemented in NIUs, which are at the boundary of the NoC, and translates between third-party and NTTP protocols. Most transactions require the following two-step transfers:</p> <ul data-bbox="636 544 1350 641" style="list-style-type: none"> <li>• A master sends request packets.</li> <li>• Then, the slave returns response packets.</li> </ul> <p data-bbox="562 685 1843 1258">As shown in Figure 11.1, requests from an initiator are sent through the master NIU's transmit port, Tx, to the NoC request network, where they are routed to the corresponding slave NIU. Slave NIUs, upon reception of request packets on their receive ports, Rx, translate requests so that they comply with the protocol used by the target third-party IP node. When the target node responds, returning responses are again converted by the slave NIU into appropriate response packets, then delivered through the slave NIU's Tx port to the response network. The network then routes the response packets to the requesting master NIU, which forwards them to the initiator. At the transaction level, NIUs enable multiple protocols to coexist within the same NoC. From the point of view of the NTTP modules, different third-party protocols are just packets moving back and forth across the network.</p>

**U.S. Patent No. 8,086,800 (Radulescu and Goossens)**

“Integrated circuit and method for buffering to optimize burst length in networks on chips”

'800 Patent Claim	Samsung Exynos 1280 System on Chip <sup>1</sup>
	 <p><b>FIGURE 11.1</b> NTTP protocol layers mapped on NoC units and Media Independent NoC Interface—MINI.</p> <p>See Networks-On-Chips Theory and Practice, <a href="https://vdoc.pub/download/networks-on-chips-theory-and-practice-embedded-multi-core-systems-6f26qivv11f0">https://vdoc.pub/download/networks-on-chips-theory-and-practice-embedded-multi-core-systems-6f26qivv11f0</a>, at 311, 312-313.</p> <p>The Initiator NIUs are “used to connect a master node to the NoC”:</p>

**U.S. Patent No. 8,086,800 (Radulescu and Goossens)**

“Integrated circuit and method for buffering to optimize burst length in networks on chips”

'800 Patent Claim	Samsung Exynos 1280 System on Chip <sup>1</sup>
	<p><b>11.3.2 Network Interface Units</b></p> <p>The Arteris Danube IP library includes NIUs for different third party protocols. Currently, three different protocols are supported: AHB (APB), OCP, and AXI. For each protocol, two different NIU units can be instantiated:</p> <ul style="list-style-type: none"> <li>• <b>Initiator NIU</b>—third party protocol-to-NTTP, used to connect a master node to the NoC</li> <li>• <b>Target NIUs</b>—NTTP-to-third party protocol, used to connect a slave node to the NoC</li> </ul> <p>Networks-On-Chips Theory and Practice, <a href="https://vdoc.pub/download/networks-on-chips-theory-and-practice-embedded-multi-core-systems-6f26qivv11f0">https://vdoc.pub/download/networks-on-chips-theory-and-practice-embedded-multi-core-systems-6f26qivv11f0</a>, at 316-317.</p> <p>In the Arteris NoC “Initiator NIU units...enable connection between an AMBA-AHB master IP and the NoC” and includes blocks such as “Data FIFO,” “Translation Table,” “Build Header &amp; Necker,” and “Packet Assembly”:</p>

U.S. Patent No. 8,086,800 (Radulescu and Goossens)

“Integrated circuit and method for buffering to optimize burst length in networks on chips”

'800 Patent Claim	Samsung Exynos 1280 System on Chip <sup>1</sup>
	<div><p style="text-align: center;"><b>NIU Architecture</b></p><p>The diagram illustrates the NIU Architecture, which is divided into two main sections: the Request Path and the Response Path. On the left, an 'AHB Slave Interface' is shown with an 'AHB Req' arrow pointing into the Request Path and an 'AHB Resp' arrow pointing out from the Response Path. The Request Path starts with 'Data' entering a 'DATA FIFO', which then feeds into a 'Packet Assembly' block. A 'PIPE' block also feeds into the 'Packet Assembly' via an 'Add' signal. The 'Packet Assembly' outputs to a 'PIPE bw/lw' block, which then connects to the 'Tx Port'. The Response Path starts at the 'Rx Port', which feeds into a 'WIDTH CONVERTER' (indicated by a dashed box). The 'WIDTH CONVERTER' outputs 'DATA' to a 'PIPE' block. This 'PIPE' feeds into a 'FLOW CONTROL' block. The 'FLOW CONTROL' block has a 'CONTROL' signal that feeds back into the 'Packet Assembly' and also receives 'Information from request path'. The 'FLOW CONTROL' block outputs an 'Add' signal to the 'TRANSLATION TABLE' block. The 'TRANSLATION TABLE' block also receives a 'Ctrl' signal and outputs to a 'BUILD HEADER &amp; NECKER' block, which then feeds into the 'Packet Assembly'.</p></div> <p><b>FIGURE 11.4</b> Network interface unit: Initiator architecture.</p> <p>Networks-On-Chips Theory and Practice, <a href="https://vdoc.pub/download/networks-on-chips-theory-and-practice-embedded-multi-core-systems-6f26qivv11f0">https://vdoc.pub/download/networks-on-chips-theory-and-practice-embedded-multi-core-systems-6f26qivv11f0</a>, at 317.</p> <p>In the Initiator NIUs of the Arteris NoC, a “FIFO memory is inserted in the datapath for AHB write accesses. The FIFO memory absorbs data at the AHB initiator rate, so that NTTP packets can burst at NoC rate as soon as a minimum amount of data has been received.” “[T]he FIFO depth is</p>



## U.S. Patent No. 8,086,800 (Radulescu and Goossens)

“Integrated circuit and method for buffering to optimize burst length in networks on chips”

'800 Patent Claim	Samsung Exynos 1280 System on Chip <sup>1</sup>
	<p data-bbox="506 253 1860 326">defined by the hardware parameter” which “indicates the amount of data required to generate a Store packet: each time the FIFO is full, a Request packet is sent on the Tx port”:</p> <p data-bbox="531 391 1024 427"><b>11.3.2.1 Initiator NIU Units</b></p> <p data-bbox="527 448 1812 1081">Initiator NIU units (the architecture of the AHB initiator is given in Figure 11.4) enable connection between an AMBA-AHB master IP and the NoC. It translates AHB transactions into an equivalent NTTP packet sequence, and transports requests and responses to and from a target NIU, that is, slave IP (slave can be any of the supported protocols). The AHB-to-NTTP unit instantiates a Translation Table for address decoding. This table receives 32-bit AHB addresses from the NIU and returns the packet header and necker information that is needed to access the NTTP address space: Slave address, Slave offset, Start offset, and the coherency size (see Figure 11.2). Whenever the AHB address does not fit the predefined decoding range, the table asserts an error signal that sets the error bit of the corresponding NTTP request packet, for further error handling by the NoC. The translation table is fully user-defined at design time: it must first be completed with its own hardware parameters, then passed to the NIU.</p> <p data-bbox="527 1089 1812 1170">A FIFO memory is inserted in the datapath for AHB write accesses. The FIFO memory absorbs data at the AHB initiator rate, so that NTTP packets can</p>




**U.S. Patent No. 8,086,800 (Radulescu and Goossens)**

“Integrated circuit and method for buffering to optimize burst length in networks on chips”

'800 Patent Claim	Samsung Exynos 1280 System on Chip <sup>1</sup>
	<p data-bbox="520 256 1854 630">burst at NoC rate as soon as a minimum amount of data has been received. The width of the FIFO and the AHB data bus is identical, and the FIFO depth is defined by the hardware parameter. This parameter indicates the amount of data required to generate a Store packet: each time the FIFO is full, a Request packet is sent on the Tx port. Of course, if the AHB access ends before the FIFO is full, the NTTP request packet is sent. Because AHB can only tolerate a single outstanding transaction, the AHB bus is frozen until the NTTP transaction has been completed. That is</p> <ul data-bbox="598 673 1801 971" style="list-style-type: none"> <li>• During a read request, until the requested data arrives from the Rx port</li> <li>• During a nonbufferable write request, in which case only the last access is frozen and the acknowledge occurs when the last NTTP response packet has been received</li> <li>• When an internal FIFO is full</li> </ul>

## U.S. Patent No. 8,086,800 (Radulescu and Goossens)

“Integrated circuit and method for buffering to optimize burst length in networks on chips”

'800 Patent Claim	Samsung Exynos 1280 System on Chip <sup>1</sup>
	<p style="text-align: center;"><b>NIU Architecture</b></p>  <p><b>FIGURE 11.4</b> Network interface unit: Initiator architecture.</p> <p>Networks-On-Chips Theory and Practice, <a href="https://vdoc.pub/download/networks-on-chips-theory-and-practice-embedded-multi-core-systems-6f26qivv11f0">https://vdoc.pub/download/networks-on-chips-theory-and-practice-embedded-multi-core-systems-6f26qivv11f0</a>, at 317-318.</p>
wherein at least one of the first determination unit	In the Arteris NoC utilized by the Exynos SoC, at least one of the first determination unit and the second determination unit is further configured to determine an optimal moment for sending the data in said first wrapper or said second wrapper according to communication properties of the

**U.S. Patent No. 8,086,800 (Radulescu and Goossens)**

“Integrated circuit and method for buffering to optimize burst length in networks on chips”

'800 Patent Claim	Samsung Exynos 1280 System on Chip <sup>1</sup>
<p>and the second determination unit is further configured to determine an optimal moment for sending the data in said first wrapper or said second wrapper according to communication properties of the communication between the master and the slave, wherein the communication properties include ordering of data transport, flow control including when a remote buffer is reserved for a connection, then a data producer will be allowed to send data only when it</p>	<p>communication between the master and the slave wherein the communication properties include ordering of data transport, flow control including when a remote buffer is reserved for a connection, then a data producer will be allowed to send data only when it is guaranteed that space is available for the produced data at the remote buffer, throughput where a lower bound on throughput is guaranteed, latency where an upper bound for latency is guaranteed, lossiness including dropping of data, transmission termination, transaction completion, data correctness, priority, and data delivery, either literally or under the doctrine of equivalents.</p> <p>For example, the Arteris NoC uses Network Interface Units (NIUs), which “translate[] between third-party [OCP, AMBA AHB, APB, and AXI protocols] and NTTP protocols” and in the Arteris NoC, the NIUs “are at the boundary of the NoC” and there is a NIU connected to each of the master and slave nodes, between the nodes and the network:</p> <p><b>11.3.1.1 Transaction Layer</b></p> <p>The transaction layer is compatible with bus-based transaction protocols used for on-chip communications. It is implemented in NIUs, which are at the boundary of the NoC, and translates between third-party and NTTP protocols. Most transactions require the following two-step transfers:</p> <ul style="list-style-type: none"> <li>• A master sends request packets.</li> <li>• Then, the slave returns response packets.</li> </ul> <p>As shown in Figure 11.1, requests from an initiator are sent through the master NIU’s transmit port, Tx, to the NoC request network, where they are routed to the corresponding slave NIU. Slave NIUs, upon reception of request packets</p>


**U.S. Patent No. 8,086,800 (Radulescu and Goossens)**

“Integrated circuit and method for buffering to optimize burst length in networks on chips”

'800 Patent Claim	Samsung Exynos 1280 System on Chip <sup>1</sup>
<p>is guaranteed that space is available for the produced data at the remote buffer, throughput where a lower bound on throughput is guaranteed, latency where an upper bound for latency is guaranteed, lossiness including dropping of data, transmission termination, transaction completion, data correctness, priority, and data delivery.</p>	<p>on their receive ports, Rx, translate requests so that they comply with the protocol used by the target third-party IP node. When the target node responds, returning responses are again converted by the slave NIU into appropriate response packets, then delivered through the slave NIU's Tx port to the response network. The network then routes the response packets to the requesting master NIU, which forwards them to the initiator. At the transaction level, NIUs enable multiple protocols to coexist within the same NoC. From the point of view of the NTTP modules, different third-party protocols are just packets moving back and forth across the network.</p>

**U.S. Patent No. 8,086,800 (Radulescu and Goossens)**

“Integrated circuit and method for buffering to optimize burst length in networks on chips”

'800 Patent Claim	Samsung Exynos 1280 System on Chip <sup>1</sup>
	 <p><b>FIGURE 11.1</b> NTTP protocol layers mapped on NoC units and Media Independent NoC Interface—MINI.</p> <p>See Networks-On-Chips Theory and Practice, <a href="https://vdoc.pub/download/networks-on-chips-theory-and-practice-embedded-multi-core-systems-6f26qivv11f0">https://vdoc.pub/download/networks-on-chips-theory-and-practice-embedded-multi-core-systems-6f26qivv11f0</a>, at 311, 312-313.</p> <p>The Initiator NIUs are “used to connect a master node to the NoC” and the Target NIUs are “used to connect a slave node to the NoC”:</p>

## U.S. Patent No. 8,086,800 (Radulescu and Goossens)

“Integrated circuit and method for buffering to optimize burst length in networks on chips”

'800 Patent Claim	Samsung Exynos 1280 System on Chip <sup>1</sup>
	<p><b>11.3.2 Network Interface Units</b></p> <p>The Arteris Danube IP library includes NIUs for different third party protocols. Currently, three different protocols are supported: AHB (APB), OCP, and AXI. For each protocol, two different NIU units can be instantiated:</p> <ul style="list-style-type: none"> <li>• <b>Initiator NIU</b>—third party protocol-to-NTTP, used to connect a master node to the NoC</li> <li>• <b>Target NIUs</b>—NTTP-to-third party protocol, used to connect a slave node to the NoC</li> </ul> <p>Networks-On-Chips Theory and Practice, <a href="https://vdoc.pub/download/networks-on-chips-theory-and-practice-embedded-multi-core-systems-6f26qivv11f0">https://vdoc.pub/download/networks-on-chips-theory-and-practice-embedded-multi-core-systems-6f26qivv11f0</a>, at 316-317.</p> <p>In the Arteris NoC “Initiator NIU units...enable connection between an AMBA-AHB master IP and the NoC” and includes blocks such as “Data FIFO,” “Translation Table,” “Build Header &amp; Necker,” and “Packet Assembly”:</p>

U.S. Patent No. 8,086,800 (Radulescu and Goossens)

“Integrated circuit and method for buffering to optimize burst length in networks on chips”

'800 Patent Claim	Samsung Exynos 1280 System on Chip <sup>1</sup>
	<div><p style="text-align: center;"><b>NIU Architecture</b></p><p>The diagram illustrates the NIU Architecture, which is divided into two main sections: the Request Path and the Response Path. On the left, an 'AHB Slave Interface' is shown with an 'AHB Req' arrow pointing into the Request Path and an 'AHB Resp' arrow pointing out from the Response Path. The Request Path starts with 'Data' entering a 'DATA FIFO', which then feeds into a 'Packet Assembly' block. A 'PIPE' block also feeds into the 'Packet Assembly' via an 'Add' signal. The 'Packet Assembly' outputs to a 'PIPE bw/lw' block, which then connects to the 'Tx Port'. The Response Path starts at the 'Rx Port', which feeds into a 'WIDTH CONVERTER' (indicated by a dashed box). The 'WIDTH CONVERTER' outputs 'DATA' to a 'PIPE' block. This 'PIPE' feeds into a 'FLOW CONTROL' block. The 'FLOW CONTROL' block has a 'CONTROL' signal that feeds back into the 'Packet Assembly' and also receives 'Information from request path'. The 'FLOW CONTROL' block outputs an 'Add' signal to the 'TRANSLATION TABLE' block. The 'TRANSLATION TABLE' also receives a 'Ctrl' signal and outputs to a 'BUILD HEADER &amp; NECKER' block, which then feeds into the 'Packet Assembly'.</p></div> <p><b>FIGURE 11.4</b> Network interface unit: Initiator architecture.</p> <p>Networks-On-Chips Theory and Practice, <a href="https://vdoc.pub/download/networks-on-chips-theory-and-practice-embedded-multi-core-systems-6f26qivv11f0">https://vdoc.pub/download/networks-on-chips-theory-and-practice-embedded-multi-core-systems-6f26qivv11f0</a>, at 317.</p> <p>In the Initiator NIUs of the Arteris NoC, a “FIFO memory is inserted in the datapath for AHB write accesses. The FIFO memory absorbs data at the AHB initiator rate, so that NTTP packets can burst at NoC rate as soon as a minimum amount of data has been received.” “[T]he FIFO depth is</p>



U.S. Patent No. 8,086,800 (Radulescu and Goossens)

“Integrated circuit and method for buffering to optimize burst length in networks on chips”

'800 Patent Claim	Samsung Exynos 1280 System on Chip <sup>1</sup>
	<p>defined by the hardware parameter” which “indicates the amount of data required to generate a Store packet: each time the FIFO is full, a Request packet is sent on the Tx port”:</p> <p><b>11.3.2.1 Initiator NIU Units</b></p> <p>Initiator NIU units (the architecture of the AHB initiator is given in Figure 11.4) enable connection between an AMBA-AHB master IP and the NoC. It translates AHB transactions into an equivalent NTTP packet sequence, and transports requests and responses to and from a target NIU, that is, slave IP (slave can be any of the supported protocols). The AHB-to-NTTP unit instantiates a Translation Table for address decoding. This table receives 32-bit AHB addresses from the NIU and returns the packet header and necker information that is needed to access the NTTP address space: Slave address, Slave offset, Start offset, and the coherency size (see Figure 11.2). Whenever the AHB address does not fit the predefined decoding range, the table asserts an error signal that sets the error bit of the corresponding NTTP request packet, for further error handling by the NoC. The translation table is fully user-defined at design time: it must first be completed with its own hardware parameters, then passed to the NIU.</p> <p>A FIFO memory is inserted in the datapath for AHB write accesses. The FIFO memory absorbs data at the AHB initiator rate, so that NTTP packets can</p>

**U.S. Patent No. 8,086,800 (Radulescu and Goossens)**

“Integrated circuit and method for buffering to optimize burst length in networks on chips”

'800 Patent Claim	Samsung Exynos 1280 System on Chip <sup>1</sup>
	<p data-bbox="520 256 1852 630">burst at NoC rate as soon as a minimum amount of data has been received. The width of the FIFO and the AHB data bus is identical, and the FIFO depth is defined by the hardware parameter. This parameter indicates the amount of data required to generate a Store packet: each time the FIFO is full, a Request packet is sent on the Tx port. Of course, if the AHB access ends before the FIFO is full, the NTTP request packet is sent. Because AHB can only tolerate a single outstanding transaction, the AHB bus is frozen until the NTTP transaction has been completed. That is</p> <ul data-bbox="598 673 1801 974" style="list-style-type: none"> <li>• During a read request, until the requested data arrives from the Rx port</li> <li>• During a nonbufferable write request, in which case only the last access is frozen and the acknowledge occurs when the last NTTP response packet has been received</li> <li>• When an internal FIFO is full</li> </ul>

U.S. Patent No. 8,086,800 (Radulescu and Goossens)

“Integrated circuit and method for buffering to optimize burst length in networks on chips”

'800 Patent Claim	Samsung Exynos 1280 System on Chip <sup>1</sup>
	<div><p style="text-align: center;"><b>NIU Architecture</b></p><p>The diagram illustrates the NIU Architecture, which is divided into two main sections: the Request Path and the Response Path. On the left, an 'AHB Slave Interface' is shown with an 'AHB Req' arrow pointing into the system and an 'AHB Resp' arrow pointing out. The Request Path starts with 'Data' entering a 'DATA FIFO', which then feeds into a 'Packet Assembly' block. A 'PIPE' block also feeds into the 'Packet Assembly' via an 'Add' signal. The 'Packet Assembly' outputs to a 'PIPE bw/lw' block, which finally connects to the 'Tx Port'. The Response Path starts at the 'Rx Port', which feeds into a 'WIDTH CONVERTER' (indicated by a dashed box). The 'WIDTH CONVERTER' outputs 'DATA' to a 'PIPE' block. This 'PIPE' feeds into a 'FLOW CONTROL' block. The 'FLOW CONTROL' block has a 'CONTROL' signal that feeds back into the 'Packet Assembly' in the Request Path. Additionally, the 'FLOW CONTROL' block receives 'Information from request path' and sends a 'Ctrl' signal to a 'TRANSLATION TABLE'. The 'TRANSLATION TABLE' also receives an 'Add' signal from a 'PIPE' block and outputs to a 'BUILD HEADER &amp; NECKER' block, which then feeds into the 'Packet Assembly'.</p></div> <p><b>FIGURE 11.4</b> Network interface unit: Initiator architecture.</p> <p>Networks-On-Chips Theory and Practice, <a href="https://vdoc.pub/download/networks-on-chips-theory-and-practice-embedded-multi-core-systems-6f26qivv11f0">https://vdoc.pub/download/networks-on-chips-theory-and-practice-embedded-multi-core-systems-6f26qivv11f0</a>, at 317-318.</p> <p>As further example, “Target NIU units enable connection of a slave IP to the NoC by translating NTTP packet sequences into equivalent packet transactions, and transporting requests and responses to and from targets” and includes blocks such as “Data FIFO ”and “Packet Assembly”:</p>

U.S. Patent No. 8,086,800 (Radulescu and Goossens)

“Integrated circuit and method for buffering to optimize burst length in networks on chips”

'800 Patent Claim	Samsung Exynos 1280 System on Chip <sup>1</sup>
	<p><b>11.3.2.2 Target NIU Units</b></p> <p>Target NIU units enable connection of a slave IP to the NoC by translating NTTP packet sequences into equivalent packet transactions, and transporting requests and responses to and from targets (the architecture of the AHB Target NIU is given in Figure 11.5). For the AHB target NIU, the AHB address space is mapped from the NTTP address space using the slave offset, the start/stop offset, and the slave address fields, when applicable (from the header of the request packet, <a href="#">Figure 11.2</a>). The AHB address bus is always 32 bits wide, but the actual address space size may be downsized by setting a hardware parameter. Unused AHB address bits are then driven to zero. The NTTP request packet is then translated into one or more corresponding AHB accesses, depending on the transaction type (word aligned or nonaligned access). For example, if the request is an atomic Store, or a Load that can fit an AHB burst of specified length, then such a burst is generated. Otherwise, an AHB burst with unspecified length is generated.</p>

U.S. Patent No. 8,086,800 (Radulescu and Goossens)

“Integrated circuit and method for buffering to optimize burst length in networks on chips”

'800 Patent Claim	Samsung Exynos 1280 System on Chip <sup>1</sup>
	<div><p><b>Target NIU Architecture</b></p><p>The diagram illustrates the Target NIU Architecture. It is divided into two main horizontal sections: the Request Path (top) and the Response Path (bottom). On the left, there is an Rx Port (input) and a Tx Port (output). The Request Path contains a SHIFTER and a CONTROL block. The SHIFTER outputs WR Data to a PIPE. The CONTROL block outputs ADDRESS + Ctrl and HEADER INFO to the same PIPE. The Response Path contains a DATA FIFO, a PACKET ASSEMBLY, and two dashed boxes labeled PIPE Fw/Bw. The DATA FIFO outputs to the PACKET ASSEMBLY, which then outputs to the left PIPE Fw/Bw. The PACKET ASSEMBLY also outputs to the right PIPE Fw/Bw. The HEADER INFO from the Request Path is fed into the DATA FIFO. On the right, the AHB Master Interface is shown with AHB Req (output) and AHB Resp (input) signals.</p></div> <p><b>FIGURE 11.5</b> Network interface unit: Target architecture.</p> <p>Networks-On-Chips Theory and Practice, <a href="https://vdoc.pub/download/networks-on-chips-theory-and-practice-embedded-multi-core-systems-6f26qivv11f0">https://vdoc.pub/download/networks-on-chips-theory-and-practice-embedded-multi-core-systems-6f26qivv11f0</a>, at 318-319.</p>



**U.S. Patent No. 8,086,800 (Radulescu and Goossens)**

“Integrated circuit and method for buffering to optimize burst length in networks on chips”

'800 Patent Claim	Samsung Exynos 1280 System on Chip <sup>1</sup>
	<p>In the Target NIUs of the Arteris NoC, similar to as described above for the Initiator NIUs, “[a] FIFO memory is inserted in the datapath for AHB ... accesses. The FIFO memory absorbs data at the AHB ... rate, so that NTTP packets can burst at NoC rate as soon as a minimum amount of data has been received.” “[T]he FIFO depth is defined by the hardware parameter” which “indicates the amount of data required to generate a ... packet: each time the FIFO is full, a ... packet is sent on the Tx port”:</p> <p>A FIFO memory is inserted in the datapath for AHB write accesses. The FIFO memory absorbs data at the AHB initiator rate, so that NTTP packets can burst at NoC rate as soon as a minimum amount of data has been received. The width of the FIFO and the AHB data bus is identical, and the FIFO depth is defined by the hardware parameter. This parameter indicates the amount of data required to generate a Store packet: each time the FIFO is full, a Request packet is sent on the Tx port. Of course, if the AHB access ends before the FIFO is full, the NTTP request packet is sent. Because AHB can only tolerate a single outstanding transaction, the AHB bus is frozen until the NTTP transaction has been completed. That is</p> <ul style="list-style-type: none"> <li>• During a read request, until the requested data arrives from the Rx port</li> <li>• During a nonbufferable write request, in which case only the last access is frozen and the acknowledge occurs when the last NTTP response packet has been received</li> <li>• When an internal FIFO is full</li> </ul>

**U.S. Patent No. 8,086,800 (Radulescu and Goossens)**

“Integrated circuit and method for buffering to optimize burst length in networks on chips”

'800 Patent Claim	Samsung Exynos 1280 System on Chip <sup>1</sup>
	<p>Networks-On-Chips Theory and Practice, <a href="https://vdoc.pub/download/networks-on-chips-theory-and-practice-embedded-multi-core-systems-6f26qivv11f0">https://vdoc.pub/download/networks-on-chips-theory-and-practice-embedded-multi-core-systems-6f26qivv11f0</a>, at 317-318.</p> <p>As a further illustration, the “Arteris NTTP protocol is packet-based” and the packets, which have “header and necker cells [that] contain information relative to routing, payload size, packet type, and the packet target address,” are “transported to other parts of the NoC to accomplish the transactions that are required by foreign IP nodes”:</p> <p><b>11.3.1.2 Transport Layer</b></p> <p>The Arteris NTTP protocol is packet-based. Packets created by NIUs are transported to other parts of the NoC to accomplish the transactions that are required by foreign IP nodes. All packets are comprised of cells: a header cell, an optional necker cell, and possibly one or more data cells (for packet definition see Figure 11.2; further descriptions of the packet can be found in the next subsection). The header and necker cells contain information relative to routing, payload size, packet type, and the packet target address. Formats for request packets and response packets are slightly different, with the key difference being the presence of an additional cell, the necker, in the request packet to provide detailed addressing information to the target.</p> <p><i>Id.</i> at 313.</p> <p>As yet a further illustration, packets in the Arteris NoC are “delivered as words that are sent along links and “[o]ne link (represented in Figure 11.1) defines the following signals,” which include “the current priority of the packet used to define preferred traffic class (or Quality of Service)” and “[f]low control”:</p>



## U.S. Patent No. 8,086,800 (Radulescu and Goossens)

“Integrated circuit and method for buffering to optimize burst length in networks on chips”

'800 Patent Claim	Samsung Exynos 1280 System on Chip <sup>1</sup>
	<ul style="list-style-type: none"> <li>• <b>Data</b>—Data word of the width specified at design-time.</li> <li>• <b>Frm</b>—When asserted high, indicates that a packet is being transmitted.</li> <li>• <b>Head</b>—When asserted high, indicates the current word contains a packet header. When the link-width is smaller than single (SGL), the header transmission is split into several word transfers. However, the Head signal is asserted during the first transfer only.</li> <li>• <b>TailOfs</b>—Packet tail: when asserted high, indicates that the current word contains the last packet cell. When the link-width is smaller than single (SGL), the last cell transmission is split into several word transfers. However, the Tail signal is asserted during the first transfer only.</li> <li>• <b>Pres.</b>—Indicates the current priority of the packet used to define preferred traffic class (or Quality of Service). The width is fixed during the design time, allowing multiple pressure levels within the same NoC instance (bits 3–5 in <a href="#">Figure 11.2</a>).</li> <li>• <b>Vld</b>—Data valid: when asserted high, indicates that a word is being transmitted.</li> <li>• <b>RxRdy</b>—Flow control: when asserted high, the receiver is ready to accept word. When de-asserted, the receiver is busy.</li> </ul> <p><i>Id.</i> at 313-314.</p>

U.S. Patent No. 8,086,800 (Radulescu and Goossens)

“Integrated circuit and method for buffering to optimize burst length in networks on chips”

'800 Patent Claim	Samsung Exynos 1280 System on Chip <sup>1</sup>
	<p>As a further illustration, the Arteris NoC implements Quality of Service (QoS) to “provide[] a regulation mechanism allowing specification of guarantees on some of the parameters related to the traffic”; “QoS, which includes guarantees of throughput and/or latency, is achieved by exploiting the signal pressure embedded into the NTTP packet definition” where the “pressure signal can be generated by the IP itself and is typically linked to a certain level of urgency with which the transaction will have to be completed”; and the “pressure information will be embedded in the NTTP packet at the NIU level”:</p> <p><b>Quality of Service (QoS).</b> The QoS is a very important feature in the inter-connect infrastructures because it provides a regulation mechanism allowing specification of guarantees on some of the parameters related to the traffic. Usually the end users are looking for guarantees on bandwidth and/or end-to-end communication latency. Different mechanisms and strategies have been proposed in the literature. For instance, in <i>Æthereal NoC</i> [11,24] proposed by NXP, a TDMA approach allows the specification of two traffic categories [25]: BE and GT.</p> <p>In the Arteris NoC, the QoS is achieved by exploiting the signal pressure embedded into the NTTP packet definition (<a href="#">Figures 11.1</a> and <a href="#">11.2</a>). The pressure</p>

**U.S. Patent No. 8,086,800 (Radulescu and Goossens)**

“Integrated circuit and method for buffering to optimize burst length in networks on chips”

'800 Patent Claim	Samsung Exynos 1280 System on Chip <sup>1</sup>
	<p>signal can be generated by the IP itself and is typically linked to a certain level of urgency with which the transaction will have to be completed. For example, we can imagine associating the generation of the pressure signal when a certain threshold has been reached in the FIFO of the corresponding IP. This pressure information will be embedded in the NTTP packet at the NIU level: packets that have pressure bits equal to zero will be considered without QoS; packets with a nonzero value of the pressure bit will indicate preferred traffic class.* Such a QoS mechanism offers immediate service to the most urgent inputs and variables, and fair service whenever there are multiple contending inputs of equal urgency (BE). Within switches, arbitration decisions favor preferred packets and allocate remaining bandwidth (after preferred packets are served) fairly to contending packets. When there are contending preferred packets at the same pressure level, arbitration decisions among them are also fair.</p> <p>The Arteris NoC supports the following four different traffic classes:</p>

**U.S. Patent No. 8,086,800 (Radulescu and Goossens)**

“Integrated circuit and method for buffering to optimize burst length in networks on chips”

'800 Patent Claim	Samsung Exynos 1280 System on Chip <sup>1</sup>
	<ul style="list-style-type: none"> <li>• <b>Real time and low latency (RTLL)</b>—Traffic flows that require the lowest possible latency. Sometimes it is acceptable to have brief intervals of longer latency as long as the average latency is low. Care must be taken to avoid starving other traffic flows as a side effect of pursuing low latency.</li> <li>• <b>Guaranteed throughput (GT)</b>—Traffic flows that must maintain their throughput over a relatively long time interval. The actual bandwidth needed can be highly variable even over long intervals. Dynamic pressure is employed for this traffic class.</li> <li>• <b>Guaranteed bandwidth (GBW)</b>—Traffic flows that require a guaranteed amount of bandwidth over a relatively long time interval. Over short periods, the network may lag or lead in providing this bandwidth. Bandwidth meters may be inserted onto links in the NoC to regulate these flows, using either of the two methods. If the flow is assigned high pressure, the meter asserts backpressure (flow control) to prevent the flow from exceeding a maximum bandwidth. Alternatively, the meter can modulate the flows pressure (priority) dynamically as needed to maintain an average bandwidth.</li> <li>• <b>Best effort (BE)</b>—Traffic flows that do not require guaranteed latency or throughput but have an expectation of fairness.</li> </ul>

**U.S. Patent No. 8,086,800 (Radulescu and Goossens)**

“Integrated circuit and method for buffering to optimize burst length in networks on chips”

'800 Patent Claim	Samsung Exynos 1280 System on Chip <sup>1</sup>
	<p data-bbox="541 282 1843 358">* Note that in the NTTP packet, the pressure field allows more then one bit, resulting in multiple levels of preferred traffic.</p> <p data-bbox="499 428 1803 500">Networks-On-Chips Theory and Practice, <a href="https://vdoc.pub/download/networks-on-chips-theory-and-practice-embedded-multi-core-systems-6f26qivv11f0">https://vdoc.pub/download/networks-on-chips-theory-and-practice-embedded-multi-core-systems-6f26qivv11f0</a>, at 315-316.</p> <p data-bbox="499 548 1885 724">In addition, the Arteris Interconnect includes “a mechanism called rated adaptation, which stalls packets just enough to remove wait states from the packets, preserving a low latency.” For other traffic, the “[b]est effort traffic can be left untouched[,]” “[l]atency sensitive traffic may have its urgency modulated as a function of the transaction[,]” “[s]oft real-time traffic may have its hurry level modulated as a function of the bandwidth it receives[,]” and “[o]n the real-time modem data port, the hurry is fixed at a critical level.”</p> <p data-bbox="512 777 1860 1032">Those effects can be mended by the insertion of buffering. In the case of peak bandwidth reduction, a simple FIFO does the job: Busy states present at the output of the FIFO do not propagate back to the input until the FIFO is full. For a peak bandwidth increase, the situation is a bit more complex. In a FIFO, wait states present at the input are only absorbed when the FIFO is not empty. Arteris proposes a mechanism called rate adaptation, which stalls packets just enough to remove wait states from the packets, preserving a low latency.</p> <p data-bbox="512 1045 1860 1167">In this second step, the architecture is modified to introduce some buffering. In our example 760 bytes of memory have been distributed across the topology. Some have been put on existing links; some required the creation of new links.</p> <p data-bbox="499 1221 1829 1330">Application driven network-on-chip architecture exploration &amp; refinement for a complex SoC, <a href="https://www.arteris.com/hs-fs/hub/48858/file-14363521-pdf/docs/springer-appdrivenocarchitecture8.5x11.pdf">https://www.arteris.com/hs-fs/hub/48858/file-14363521-pdf/docs/springer-appdrivenocarchitecture8.5x11.pdf</a>, at p. 16.</p>



**U.S. Patent No. 8,086,800 (Radulescu and Goossens)**

“Integrated circuit and method for buffering to optimize burst length in networks on chips”

'800 Patent Claim	Samsung Exynos 1280 System on Chip <sup>1</sup>
	<p>For the other traffic, the configuration can be done in architecture.</p> <ul style="list-style-type: none"> <li>• Best effort traffic can be left untouched.</li> <li>• Latency sensitive traffic may have its urgency modulated as a function of the transaction: <i>Normal</i> for writes and <i>important</i> for reads.</li> <li>• Soft real-time traffic may have its hurry level modulated as a function of the bandwidth it receives: <i>Critical</i> until a specified bandwidth is obtained on a sliding 4 microsecond window, and <i>normal</i> thereafter. These settings are set through configuration registers and may be modified while the interconnect is running. The mechanism is called a bandwidth regulator.</li> <li>• On the real-time modem data port, the hurry is fixed at a critical level.</li> </ul> <p><i>Id.</i> at 18.</p> <p>As a further illustration, the Arteris NoC implements QoS mechanisms that performs arbitration based on “Bandwidth Regularator (BR)” and “Bandwidth Limiter (BL)”:</p>

**U.S. Patent No. 8,086,800 (Radulescu and Goossens)**

“Integrated circuit and method for buffering to optimize burst length in networks on chips”

'800 Patent Claim	Samsung Exynos 1280 System on Chip <sup>1</sup>
	<p><b>Bandwidth Limiters and Rate Regulators</b></p> <p>Many times architects will want to implement QoS within their SoC but the QoS prioritization data is not available from the individual IP blocks. In this case, QoS information may be generated from within the NoC interconnect using Arteris' QoS Generator. The QoS Generator can instantiate sophisticated, and software programmable, means to regulate interconnect QoS, including:</p> <ul style="list-style-type: none"><li>➤ Bandwidth Limiters – Bandwidth limiters cause a socket to stop accepting requests when a run-time programmable throughput threshold has been exceeded.</li><li>➤ Rate Regulators – Rate regulators cause a socket's transactions to be demoted when a bandwidth threshold is reached. This can be considered a smoother version of the bandwidth limiter because transactions are only demoted instead of stalled.</li></ul> <p><a href="https://www.arteris.com/end-to-end-quality-of-service-qos">https://www.arteris.com/end-to-end-quality-of-service-qos</a></p>